summaryrefslogtreecommitdiffstats
path: root/sys/sparc64
Commit message (Expand)AuthorAgeFilesLines
...
* Set the normal global pcb register when context switching.jake2002-01-082-0/+4
* Add a macro for getting the tlbs (itlb and/or dtlb) which the givenjake2002-01-081-0/+1
* Prototype pmap_map_tsb().jake2002-01-081-0/+2
* Remove PANIC_STACK_PAGES which is no longer used.jake2002-01-081-5/+3
* Add declarations needed by last commit.jake2002-01-081-0/+8
* Update comments about _start, the kernel entry point, to reflect newjake2002-01-084-101/+321
* Fix qsort callouts used for sorting memory regions during boot. vm_offset_tjake2002-01-081-4/+22
* Add a md field to pcpu for the upa module id.jake2002-01-081-3/+6
* Define CKLF_PC in terms of TRAPF_PC.jake2002-01-081-1/+1
* Add a mov() macro, which is used in conjunction with the register definesjake2002-01-081-0/+4
* Update comments and defines to reflect that normal and alternate g6 pointjake2002-01-081-22/+52
* Add asis for the upa config reg, which contains the hardware cpu id, andjake2002-01-081-0/+2
* Convert a bunch of 1 << PCPU_GET(cpuid) to PCPU_GET(cpumask).peter2002-01-051-1/+1
* 1. Implement an optimization for pmap_remove() and pmap_protect(): if atmm2002-01-024-48/+143
* Correct the defintion of struct ofw_upa_regs, and use it instead oftmm2002-01-026-61/+82
* Close a window of time during early boot in which an interrupt wouldtmm2002-01-021-18/+18
* Correctly identify the cpu in certain ultra 1s.jake2002-01-011-0/+1
* Define __ASM__ so that libc will know not to define C things.jake2002-01-011-0/+2
* Add a define for the fp restore soft trap type.jake2002-01-011-1/+2
* Add constants needed by user trap code.jake2002-01-011-0/+6
* Enable virtual caching for kernel pages. When we enabled virtual cachingjake2002-01-011-3/+3
* Add some more info to traces.jake2002-01-012-38/+26
* Ensure that the syscall trap vector is properly aligned.jake2002-01-012-0/+2
* Implement sysarch(SPARC_UTRAP_INSTALL).jake2002-01-011-0/+69
* Implement user trap delivery as specified by the sparc abi. This providesjake2002-01-016-4/+189
* Add a panic stack, which is used as a known good stack when there isjake2002-01-016-9/+244
* Add a soft trap for restoring the fpu registers from the pcb.jake2002-01-012-0/+24
* Fix long lines in the trap table due to the abi specificied trap typesjake2002-01-012-258/+260
* Do not include pcib.h, which only existed in my development tree, and dotmm2001-12-301-2/+1
* Add bus_common.h, which contains some definiton that apply to both PCItmm2001-12-301-0/+69
* Make these compile.jake2001-12-293-24/+18
* Remove local change that crept in.jake2001-12-291-1/+0
* Add a header for user trap types required by the sparc abi.jake2001-12-291-0/+84
* Adapt for used by upcoming fp emulation code.jake2001-12-291-62/+41
* Print the correct v9 opcodes.jake2001-12-291-18/+18
* Update to new constants.jake2001-12-291-34/+34
* Make cont in ddb work.jake2001-12-291-0/+1
* Prototype dcache_inval_phys.jake2001-12-291-0/+1
* Add comments as to why VM_MAXUSER_ADDRESS is magic (abitrary).jake2001-12-291-6/+21
* Make tte bit constants explicitly unsigned and long.jake2001-12-291-46/+33
* Add definitions for dcache color bits, which may move to cache.h.jake2001-12-291-6/+36
* Implement pv entries as separate structures from the ttes, like otherjake2001-12-291-162/+29
* Remove support for multi level tsbs, making this code much simpler andjake2001-12-292-356/+103
* Implement pv entries as separate structures from the ttes, as otherjake2001-12-291-172/+177
* Great pmap rewrite to use a much simpler one level tsb of ttes, insteadjake2001-12-291-430/+867
* Use fprs to track floating register usage. Clear it once we've savedjake2001-12-292-344/+270
* Add .register directives for gcc3.jake2001-12-292-1372/+1634
* Add needed include of fsr.h.jake2001-12-291-5/+5
* 1. Adapt to new trap types.jake2001-12-291-137/+149
* Add .register directives for gcc3.jake2001-12-292-34/+74
OpenPOWER on IntegriCloud