summaryrefslogtreecommitdiffstats
path: root/sys/powerpc
Commit message (Expand)AuthorAgeFilesLines
* Avoid recursion on the pvh global lock in the aim oea pmap.alc2012-07-104-16/+28
* Replace all uses of the vm page queues lock by a r/w lock that is privatealc2012-07-061-29/+46
* Support lbc interrupts:marcel2012-07-032-34/+108
* Properly implement the bus_config_intr, bus_setup_intr and bus_teardown_intrmarcel2012-07-021-2/+58
* Remove device uart_z8530 and options GEOM_PART_APM from DEFAULTS and insteadmarcel2012-07-023-2/+4
* Fix a typo that resulted in or-ing PTE_UW twice whrn PTE_SW was needed.marcel2012-07-021-1/+1
* Handle traps from the debugger. We need to catch them and re-entermarcel2012-07-021-0/+7
* Invalidate any TLB1 entries we don't need. The firmware (e.g. U-Boot)marcel2012-07-021-0/+4
* Implement cpu_flush_dcache(). This allows us to optimize __syncicache()marcel2012-07-021-1/+18
* Remove bogus __unused attribute from hrowpic_eoi().rpaulo2012-07-011-1/+1
* Now that the mps(4) driver is endian-safe, add it to the powerpc 32-bitken2012-07-011-0/+1
* Reduce diffs between GENERIC and GENERIC64. Also fix a few whitespace nitsjoel2012-06-292-10/+13
* The `end' symbol doesn't match the end of the kernel image because it'srpaulo2012-06-292-6/+8
* Now that the mps(4) driver is endian-safe, add it to the powerpc andken2012-06-281-0/+1
* Make the wchar_t type machine dependent.andrew2012-06-242-6/+4
* Implement mechanism to export some kernel timekeeping data tokib2012-06-221-0/+41
* Reserve AT_TIMEKEEP auxv entry for providing usermode the pointer tokib2012-06-221-1/+2
* The page flag PGA_WRITEABLE is set and cleared exclusively by the pmapalc2012-06-161-0/+2
* Panic openly if we cannot retrieve memory information from the device tree.raj2012-05-301-3/+3
* Extract vendor specific Book-E pieces into separate files and have a commonraj2012-05-304-39/+423
* Remove redundant check, we catch ULE platform support in commonraj2012-05-271-4/+0
* Let us manage differences of Book-E PowerPC variations i.e. vendor /raj2012-05-2716-47/+168
* Import eSDHC driver for Freescale integrated controller.raj2012-05-262-0/+1603
* Move OpenPIC FDT bus glue to a shared location, so that other PowerPCraj2012-05-261-0/+0
* Retrieve CPU number info from the device tree.raj2012-05-261-18/+8
* Rename e500 prefix to match other Book-E CPU variations. CPU id tidbits forraj2012-05-263-15/+25
* Provide SPR definitions for newer Book-E (E500mc, E5500, PPC465).raj2012-05-261-0/+36
* Unify SPR defines formatting, no funtional changes.raj2012-05-261-88/+87
* Update HID defines for E500mc and E5500 CPU cores.raj2012-05-251-0/+53
* Fix physical address type to vm_paddr_t also for powerpc64.raj2012-05-251-11/+11
* Missing vm_paddr_t bits which should have been part of r235936.raj2012-05-251-4/+4
* Add a missing " to get closer to compiling.bz2012-05-241-1/+1
* Atomic operation acquire barriers also need to be isync on 64-bit systems.nwhitehorn2012-05-241-1/+1
* Revert isync for ILP32 to sync as per my original change that I discussedmarcel2012-05-241-4/+4
* MFp4 bz_ipv6_fast:bz2012-05-241-0/+4
* A few improvements:marcel2012-05-242-64/+179
* Fix physical address type to vm_paddr_t.raj2012-05-245-31/+31
* Remove Semihakf-ism. DEBUG is a kernel configuration option. Itmarcel2012-05-241-3/+0
* Just return if the size of the window is 0. This can happen when themarcel2012-05-241-1/+7
* Either the I/O port range or the memory mapped I/O range may not bemarcel2012-05-241-2/+7
* o Rename kernload_ap to bp_kernelload. This to introduce a common prefixmarcel2012-05-243-19/+39
* Fix the memory barriers for CPUs that do not like lwsync and wedge or causemarcel2012-05-241-12/+22
* Replace the list of PVOs owned by each PMAP with an RB tree. This simplifiesnwhitehorn2012-05-204-178/+76
* Fix final bugs in memory barriers on PowerPC:nwhitehorn2012-05-044-8/+10
* Add a convenience macro for the returns_twice attribute, and apply it todim2012-04-291-1/+1
* Fix build on 32-bit systems.nwhitehorn2012-04-281-1/+1
* After switching mutexes to use lwsync, they no longer provide sufficientnwhitehorn2012-04-282-30/+19
* Switch the default I/O memory barrier to eieio, as it should be. Thisnwhitehorn2012-04-241-5/+1
* Revert r234581 for this file. The lockless SLB tree code does in fact neednwhitehorn2012-04-241-2/+2
* Fix copy-and-paste error in r230400.nwhitehorn2012-04-231-1/+1
OpenPOWER on IntegriCloud