summaryrefslogtreecommitdiffstats
path: root/sys/pci
Commit message (Expand)AuthorAgeFilesLines
* Allocating 2 MSI messages do not seem to work on certain controllersyongari2009-02-111-1/+1
* Destroy TX tag outside of loop scope.fjoe2009-02-091-1/+1
* - Add support for 8110SCe part. Some magic registers were taken fromjkim2009-01-201-4/+4
* Retire RL_FLAG_INVMAR bit to match its comment and reality.jkim2009-01-201-1/+0
* Sometimes RTL8168B seems to take long time to access GMII registersyongari2009-01-191-0/+1
* Since we don't request reset for rlphy(4), the link state 'UP'yongari2008-12-221-0/+2
* It seems that RealTek PCIe controllers require an explicit Tx pollyongari2008-12-171-0/+1
* For RTL8168C SPIN2 controllers, make sure to take the controlleryongari2008-12-171-0/+3
* By default assume a 8139 chip if the EEPROM contents prove inconclusive. Thewilko2008-12-151-3/+9
* Make WOL work on RTL8168B. This controller seems to requireyongari2008-12-111-0/+1
* Don't access undocumented register 0x82 on controllers thatyongari2008-12-111-0/+2
* Newer RealTek controllers requires setting stop request bit toyongari2008-12-111-0/+2
* o Implemented miibus_statchg handler. It detects whether re(4)yongari2008-12-081-0/+1
* Update if_iqdrops instead of if_ierrors when m_devget(9) fails.yongari2008-12-031-7/+4
* Add 8168D support.yongari2008-12-021-0/+1
* Move mn over. One of the last stragglers in sys/pci. There's noimp2008-11-021-1450/+0
* Make RL_TWISTER_ENABLE a tunable/sysctl. Eliminate it as an option.imp2008-11-022-26/+33
* Fix a few typos/spelling errors in my comments from the last commit,imp2008-11-011-7/+7
* Add RL_TWISTER_ENABLE option. This enables the magic bits to do longimp2008-10-312-2/+165
* Implement miibus_statchg handler. It detects whether rl(4)yongari2008-10-251-0/+34
* After sending stop command to MAC, give hardware chance to drainyongari2008-10-251-0/+8
* Make rl_init_locked() call rl_reset. This will put hardware intoyongari2008-10-251-7/+4
* Don't rearm watchdog timer in rl_txeof(). The watchdog timer wasyongari2008-10-251-2/+0
* Various bus_dma(9) fixes.yongari2008-10-252-120/+256
* Move wb driver from sys/pci to sys/dev/wb.imp2008-08-142-2312/+0
* Move pcn driver from sys/pci to sys/dev/pcn.imp2008-08-142-2057/+0
* Move the ste driver from sys/pci to sys/dev/ste.imp2008-08-142-2302/+0
* Move the tl driver form sys/pci to sys/dev/tl.imp2008-08-142-2955/+0
* Move sis to sys/dev/sis for consistency.imp2008-08-102-2802/+0
* Move the xl driver form sys/pci to sys/dev/xl for consistency.imp2008-08-102-4112/+0
* Add locking to the various iicbus(4) bridge drivers:jhb2008-08-041-0/+1
* The number of bits reserved for MSS in RealTek controllers isyongari2008-08-041-0/+8
* Set all of the "optimum performance" PHY registers for the 15D parts asjhb2008-07-301-10/+8
* SIS_SETBIT() already does a read/modify/write operation, so there isn'tjhb2008-07-301-2/+1
* Add driver support for RTL8102E and RTL8102EL which is the secondyongari2008-07-091-0/+2
* Add a new RTL8169 variant, 8169SB(L)/8110SB(L).yongari2008-07-021-0/+1
* Add basic support for RTL8168C, RTL8168CP, RTL8111C and RTL8111CP.yongari2008-07-021-0/+24
* Instead of allocating variables for each events/hardware flags, useyongari2008-07-021-2/+6
* Switch to memory space register mapping over IO space. If thatyongari2008-07-021-0/+2
* Add support for VT8237 ISA bridge.gonzo2008-06-221-0/+7
* Add the SMB functionality for the MCP65 chipset I happen tojoerg2008-06-181-0/+3
* Add another 8139D variant.remko2008-06-162-0/+3
* - Use bus_foo() rather than bus_space_foo() and remove bus space tag/handlejhb2008-06-065-33/+13
* Remove unused 'xl_unit' member from softc.jhb2008-05-282-2/+0
* - Set sc->dev to the new-bus device_t so all the device_printf()s work.jhb2008-05-121-1/+3
* It seems that RealTek 8129/8139 chip reports invalid length ofyongari2008-04-101-3/+5
* Padding more bytes than necessary one broke another variants ofyongari2008-03-311-0/+6
* Replaced the misleading uses of a historical artefact M_TRYWAIT with M_WAIT.ru2008-03-251-26/+5
* - Take advantage of bus_dmamap_load_mbuf_sg(9).marius2008-03-242-94/+71
* For MSI capable hardwares, enable MSI enable bit in RL_CFG2yongari2008-03-231-0/+1
OpenPOWER on IntegriCloud