summaryrefslogtreecommitdiffstats
path: root/sys/mips
Commit message (Expand)AuthorAgeFilesLines
* The Lanner MR-730 uses the first two MACs at its MAC base for the 10/100jmallett2011-02-122-4/+37
* Allow the platform code to return a bitmask of running cores rather than justjmallett2011-02-125-22/+30
* o) Cavium Octeon doesn't need nop barriers.jmallett2011-02-061-0/+42
* Replace __LP64__ with __mips_n64. This partly reverts r217147.tijl2011-02-044-12/+12
* Put the general logic for being a CPU hog into a new functionmdf2011-02-021-2/+1
* Implement sf_buf using direct map (XKPHYS) in MIPS n64.jchandra2011-01-273-3/+40
* Make MSGBUF_SIZE kernel option a loader tunable kern.msgbufsize.pluknet2011-01-212-4/+2
* If there is no WQE available for a packet that needs segmentation, drop itjmallett2011-01-201-1/+6
* Remove some compile-time options from the driver, particularly async IOBDMAjmallett2011-01-204-114/+19
* Use simplified ldscripts rather than specific onesimp2011-01-203-3/+3
* Move 'cpu CPU_RMI' to std.xlr, this is common for all XLR cpus.jchandra2011-01-204-14/+4
* Re-format XLR configuartion files and remove obsolete options.jchandra2011-01-203-104/+93
* ldscript and conf cleanup for MIPSjchandra2011-01-204-15/+7
* Fixes in the XLR platform codejchandra2011-01-202-3/+3
* Fix build by changing format for size_t to %jdgonzo2011-01-201-14/+14
* Introduce signed and unsigned version of CTLTYPE_QUAD, renamingmdf2011-01-192-6/+6
* Fix format of physical addresses; this fixes the n32 build.jmallett2011-01-191-3/+3
* Don't do a device_identify to add uart0, it's already hinted.jmallett2011-01-191-8/+0
* For architectures not using direct map , and requiring real KVA page forkib2011-01-181-1/+1
* Remove empty dev_mem_md_init() stubs.jkim2011-01-171-5/+0
* Save the CPU model, the board and the CPU clock rate so they are reported byimp2011-01-171-9/+16
* Kill redundant cpu lineimp2011-01-171-1/+0
* Make cpu_model public (otherwise there's no way to set it) and bump itimp2011-01-171-1/+4
* Add reader/writer lock around mem_range_attr_get() and mem_range_attr_set().jkim2011-01-171-1/+4
* Support for 64 bit PTEs on n32 and n64 compilation.jchandra2011-01-1311-120/+159
* Cleanup physical address and PTE types on MIPS.jchandra2011-01-135-47/+41
* The message ring interrupt needs to be enabled for all cpus, not justjchandra2011-01-121-65/+52
* Remove unneeded includes of <sys/linker_set.h>. Other headers that usejhb2011-01-113-3/+0
* Initialize PCIe buses and add preliminary support for 64-bit BARs.jmallett2011-01-111-215/+321
* Count output bytes and packets.jmallett2011-01-102-2/+8
* Shorten device name so it fits into vmstat -i.jmallett2011-01-101-3/+3
* o) Free mbufs in error cases.jmallett2011-01-101-0/+6
* o) Expand the CIU driver to be aware of newly-allocated parts of the IRQ range.jmallett2011-01-105-1/+528
* Now that we correctly enable rx interrupts on all cores, performance has gottenjmallett2011-01-091-1/+22
* o) Remove some unused local definitions of IP protocol numbers.jmallett2011-01-092-11/+10
* Move repeated MAXSLP definition from machine/vmparam.h to sys/vmmeter.h.kib2011-01-091-11/+0
* Add missing ar91xx definition for the WMAC reset control.adrian2011-01-091-0/+1
* White space changes to align comments. The mips and powerpc _inttypes.htijl2011-01-081-110/+110
* Rename PRIreg helper macro to PRIptr to better reflect its use. Registerstijl2011-01-081-46/+48
* On mixed 32/64 bit architectures (mips, powerpc) use __LP64__ rather thantijl2011-01-083-38/+28
* On 32 bit architectures define (u)int64_t as (unsigned) long long insteadtijl2011-01-081-11/+6
* Fix types of some values in machine/_limits.h.tijl2011-01-081-6/+4
* Remove unused support for 64 bit long on 32 bit architectures.tijl2011-01-071-11/+3
* Add AT_STACKPROT elf aux vector. Will be used to inform rtld about thekib2011-01-071-1/+2
* Remove bogus usage of INTR_FAST. "Fast" interrupts are now indicated byjhb2011-01-064-5/+5
* Correct an 8-year-old typo which reliably leads to typo after typo today:jmallett2011-01-041-42/+43
* Remove OCTEON1-32. Since moving to the Cavium SDK, we've lost our support forjmallett2011-01-041-91/+0
* o) Add MIPS_COP_0_EXC_PC accessors to <machine/cpufunc.h>.jmallett2011-01-042-83/+108
* o) Unmask Central Interrupt Unit interrupts on APs, too.jmallett2011-01-041-4/+5
* o) When trying to determine whether the pcpu pointer is a managed address, checkjmallett2011-01-011-5/+17
OpenPOWER on IntegriCloud