summaryrefslogtreecommitdiffstats
path: root/sys/mips
Commit message (Expand)AuthorAgeFilesLines
* Change USB_DEBUG to #ifdef and allow it to be turned off. Previously this hadthompsa2010-04-222-0/+2
* Add the necessary hooks for dtrace cyclic module.rpaulo2010-04-201-1/+10
* Remove svn:executable prop.rpaulo2010-04-205-0/+0
* Fix MALTA64 build.jmallett2010-04-191-2/+2
* Remove unused file.jmallett2010-04-191-171/+0
* o) Eliminate the "stand" frame and its use. Use CALLFRAME_* everywhere.jmallett2010-04-197-349/+237
* o) Fix XKPHYS physical address extraction. Also define cache coherencyjmallett2010-04-195-43/+49
* o) Add a VM find-space option, VMFS_TLB_ALIGNED_SPACE, which searches thejmallett2010-04-188-33/+31
* Delete svn:executable prop.rpaulo2010-04-181-0/+0
* o) Make pcb_onfault a pointer rather than an obscure integer value.jmallett2010-04-177-548/+459
* o) Add NPDEPG, like NPTEPG but for PDEs.jmallett2010-04-1712-78/+54
* o) Add SMP support for Octeon using U-Boot to launch all the processors at thejmallett2010-04-1711-513/+210
* o) Back out my previous change to SWARM; some of it was to address an issuejmallett2010-04-172-16/+13
* o) Use inline functions to access coprocessor 0 registers rather than externaljmallett2010-04-1715-417/+210
* o) Remove code related to VM_ALLOC_WIRED_TLB_PG_POOL, VM_KERNEL_ALLOC_OFFSETjmallett2010-04-176-338/+59
* Adjust limits and formats for ABIs with 64-bit longs.jmallett2010-04-162-46/+56
* o) Use the direct map where possible for uiomove_fromphys, based on code fromjmallett2010-04-164-214/+152
* o) Fix the intr_* functions to not spam the whole status register, just the IEjmallett2010-04-161-56/+45
* Set KERNLOADADDR and TARGET_BIG_ENDIAN for SWARM.jmallett2010-04-161-0/+5
* Remove some unused header files.jmallett2010-04-166-613/+0
* Destroy the pmap 'pm_mutex' in pmap_release() otherwise we will panicneel2010-04-141-0/+1
* Revert the vm_machdep.c part of r205072.neel2010-04-141-18/+2
* Fix a bug where bus_dma_load_xxx() would not bounce misaligned buffersnwhitehorn2010-04-091-3/+8
* Add BUS_SPACE_UNRESTRICTED and define it to be ~0, just like all theimp2010-04-081-0/+2
* - Fix mutex type for miibus_mtx: it's not spinlock, it's def lockgonzo2010-04-081-1/+1
* Enable module builds now that the build completes for them. Thisimp2010-03-291-1/+1
* Replace sb_store64()/sb_load64() with mips3_sd()/mips3_ld() respectively.neel2010-03-264-52/+146
* Change the arguments of exec_setregs() so that it receives a pointernwhitehorn2010-03-251-4/+4
* Fix periodic "t_delta 16.01359db7eb5eb3c0 too long" messages on the console byneel2010-03-241-17/+36
* Sibyte provides a 64-bit read-only counter that counts at half the processorneel2010-03-205-0/+53
* Make sure that the registers 'v0' and 'v1' are properly sign-extendedneel2010-03-201-4/+4
* Get rid of unused macro MIPS_MEM_RID.neel2010-03-201-1/+0
* This change enables use of physical memory that is beyond the directneel2010-03-206-266/+183
* Go ahead and add USB support to the generic config.imp2010-03-141-3/+4
* o) Use octeon_fpa_alloc_phys in a situation in which we don't need a usablejmallett2010-03-131-81/+86
* - Enable kernel stack guard page.neel2010-03-122-8/+23
* Make the ddb command "show tlb" SMP friendly.neel2010-03-124-11/+69
* o) Send packets being queued for transmission up to BPF if there's a listener.jmallett2010-03-121-2/+58
* Add bpf and random to Octeon configurations, since they're needed to runjmallett2010-03-112-0/+4
* Don't force single user on Octeon anymore.jmallett2010-03-111-2/+0
* o) Eliminate use of sc->typestr, which is always NULL.jmallett2010-03-111-41/+56
* Stash the context of the running thread at the time an IPI_STOP is receivedneel2010-03-115-5/+35
* Check for device faults and for failures to set DRQ when expected, ratherjmallett2010-03-061-43/+84
* o) Consistently use MIPS_KSEGn_TO_PHYS instead of MIPS_{,UN}CACHED_TO_PHYS etc.jmallett2010-03-064-46/+26
* o) Simplify the implementation of bus read/write functions, and eliminate somejmallett2010-03-051-301/+179
* Properly detect a type of real board that claims to have a 0.0 revision.jmallett2010-03-051-6/+19
* Do not mask off the low byte of the chipid, it makes some of the casejmallett2010-03-051-1/+1
* Remove some unused cruft.neel2010-03-041-47/+0
* Add support for CPUs with cache coherent DMA. The two main changes are:neel2010-03-044-10/+35
* Looks like S8 and SP are reversed in setjmp, so longjmp doesn't workimp2010-03-031-2/+2
OpenPOWER on IntegriCloud