summaryrefslogtreecommitdiffstats
path: root/sys/mips/sibyte
Commit message (Expand)AuthorAgeFilesLines
* Install the XTLB exception handler for Sibyte processors.neel2010-01-261-0/+24
* - Call post-boot fixup function in order to get proper staticgonzo2010-01-251-4/+2
* Remove Sibyte specific code from locore.S that sets the k0seg coherency.neel2010-01-231-0/+17
* Remove redundant interrupt mapper code. We don't need to disable theimp2010-01-111-113/+8
* Get sb_zbpci.c compiling again after the macros PCI_BUSMAX,imp2010-01-111-0/+1
* Rename mips_pcpu_init to mips_pcpu0_init since it applies only to theimp2010-01-091-1/+1
* Centralize initialization of pcpu, and set curthread early...imp2010-01-081-0/+3
* Remove all CFE-specific code from locore.S. The CFE entrypoint initializationneel2010-01-061-13/+9
* With this commit our friend RMI will now compile. I haverrs2009-10-302-0/+7
* Does 4 things:rrs2009-10-151-1/+1
* Add sibyte device support.imp2009-07-048-0/+1575
OpenPOWER on IntegriCloud