summaryrefslogtreecommitdiffstats
path: root/sys/mips/atheros
Commit message (Expand)AuthorAgeFilesLines
* Remove duplicate header includeskevlo2011-06-266-27/+15
* Fix GPIO_MAXPINS calculation for the AR71xx, AR724x, AR913x SoC.adrian2011-05-064-5/+16
* - Remove attempts to implement setting of BMCR_LOOP/MIIF_NOLOOPmarius2011-05-031-4/+2
* Some AR724x PCIe fixes, which should wrap up the first roundadrian2011-05-011-24/+14
* The AR724x SoC's require the irq status line to be acked/cleared.adrian2011-04-301-0/+15
* Call the DDR FIFO flush method when IP2 interrupts occur.adrian2011-04-301-0/+3
* Flip off debugging for now.adrian2011-04-301-1/+1
* Add some initial PCIe bridge support for the AR724x chipsets.adrian2011-04-303-2/+636
* In preparation for the AR724x PCIe bus code, make the AR71xx PCI busadrian2011-04-301-1/+1
* Add a missing DDR FIFO method for the ar71xx.adrian2011-04-301-1/+7
* Tidy up the naming of the ip2 DDR flush routine, and add an inlineadrian2011-04-291-1/+6
* Add the IP2 DDR flush handlers.adrian2011-04-283-2/+17
* We don't need to call EOWRITE4(sc, EHCI_USBINTR, 0) directly from each EHCIhselasky2011-04-121-7/+0
* if_arge has had a strange bug that only appears during high trafficadrian2011-04-051-0/+21
* * Add some more debugging to if_argeadrian2011-04-052-2/+33
* Put the ARGE_DEBUG behind a kernel config option.adrian2011-04-051-4/+10
* Begin fleshing out a functioning debugging setup for if_arge.adrian2011-04-051-13/+22
* - Correct EHCI interrupt disabling at detach.hselasky2011-04-031-1/+1
* Add in some missing flags in the EHCI initialisation code,adrian2011-04-031-0/+7
* A handful of the openwrt devices use a MAC address that's at a hard-codedadrian2011-04-021-0/+21
* Implement AR724x USB initialisation code.adrian2011-03-312-1/+48
* The previous commit didn't completely rename this to what it should be.adrian2011-03-281-1/+1
* Refactor out the ar71xx mac address code into something that'sadrian2011-03-271-17/+30
* Add an option - AR71XX_REALMEM - which overrides the amount ofadrian2011-03-271-0/+14
* Add some missing flags needed for AR913x/AR724x USB to correctly operate.adrian2011-03-271-0/+14
* * Add wireless MAC reset, in prep for bringing over AR9130 support.adrian2011-03-131-4/+15
* Add the missing AR724x DDR flush routines for if_arge0.adrian2011-03-132-0/+5
* Fix the TX underrun status reset; remove a now unused variable.adrian2011-03-132-3/+1
* Commit FIFO configuration fixes from OpenWRT. This fixes performanceadrian2011-03-131-4/+28
* Add missing ar91xx definition for the WMAC reset control.adrian2011-01-091-0/+1
* - Populate dump_avail with proper values from phys_availgonzo2010-12-091-0/+3
* Remove the 'machine mips' from DEFAULTS. Put the proper 'machine mipsimp2010-11-131-0/+9
* Converted the remainder of the NIC drivers to use the mii_attach()marius2010-10-151-4/+5
* - Fix values of CS1_EN and CS2_EN flagsgonzo2010-09-292-7/+6
* AR71XX_GPIO_* defines were introduced by adrian@ a while ago,gonzo2010-09-291-15/+0
* Add AR71XX GPIO bus driver.gonzo2010-09-284-0/+530
* Make a note of which platforms the mac strings come from.thompsa2010-09-171-0/+4
* Use getenv to find the mac address since it could be in the bootloaderthompsa2010-09-171-12/+14
* bus_add_child: change type of order parameter to u_intavg2010-09-101-2/+2
* Migrate if_arge to use the PLL cpuops.adrian2010-08-192-30/+10
* Implement PLL generalisation in preparation for use in if_arge.adrian2010-08-193-3/+96
* add the PLL set functions to cpuopsadrian2010-08-191-0/+10
* Fix mistaken indenting.adrian2010-08-191-5/+5
* Add some initial AR724X chipset support.adrian2010-08-196-0/+228
* Add initial Atheros AR91XX support.adrian2010-08-195-0/+236
* Add missing licence.adrian2010-08-191-0/+26
* style(9) pick from imp@ .adrian2010-08-191-3/+2
* Remove now unused 'reg'.adrian2010-08-191-1/+0
* Initialise the USB system using cpuops rather than the AR71XX specific method.adrian2010-08-191-16/+1
* Migrate the CPU reset path to use the new cpuops.adrian2010-08-191-3/+1
OpenPOWER on IntegriCloud