Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Migrate if_arge to use the PLL cpuops. | adrian | 2010-08-19 | 1 | -2/+0 |
| | | | | This has been lightly tested on the AR7161 and AR9132. | ||||
* | Remove the now-unused DDR flush register value. | adrian | 2010-08-19 | 1 | -1/+0 |
| | |||||
* | Add TX-path aligned/unaligned stats for if_arge. | adrian | 2010-07-08 | 1 | -0/+4 |
| | |||||
* | Introduce a sysctl block for if_arge and, for now, a blank debug sysctl | adrian | 2010-07-08 | 1 | -0/+3 |
| | | | | | | placeholder for later. Add in a missing FreeBSD ID string. | ||||
* | - Handle multiphy MAC case: create interface with | gonzo | 2009-11-12 | 1 | -1/+8 |
| | | | | | | | | | | fixed-state media with parameters set via hints and configure MAC accordingly to these parameters. All the underlying PHY magic is done by boot manager on startup. At the moment there is no proper way to make active and control all PHYs simultaneously from one MII bus and there is no way to associate incoming/outgoing packet with specific PHY. | ||||
* | - Access to all 5 PHYs goes through registers in MAC0 memory | gonzo | 2009-11-08 | 1 | -0/+10 |
| | | | | space, rewrite miibus accessors respectively | ||||
* | - Fix initialization of PLL registers (different shifts for | gonzo | 2009-11-06 | 1 | -0/+1 |
| | | | | | arge0/arge1) - Use base MAC address to generate MACs for arge1 and above | ||||
* | - Remove noisy "Implement me" stubs | gonzo | 2009-11-04 | 1 | -0/+1 |
| | | | | - Handle SIOCSIFFLAGS ioctl | ||||
* | - Revert changes accidentally killed by merge operation | gonzo | 2009-04-14 | 1 | -0/+138 |