summaryrefslogtreecommitdiffstats
path: root/sys/i386
Commit message (Expand)AuthorAgeFilesLines
...
* Remove a "not strictly correct" (and panic-inducing) workaround for a bugcperciva2010-12-281-15/+2
* Build the modules which can be built. The excluded modules fall into twocperciva2010-12-271-1/+1
* Lock the vm page queue mutex in pmap_pte_release around the callcperciva2010-12-261-0/+2
* Merge amd64 and i386 bus.h and move the resulting header to x86. Replacetijl2010-12-201-1161/+3
* Redo some parts of r216333, specifically, the locking changes toalc2010-12-191-39/+60
* Inform a compiler which asm statements in the x86 implementation ofkib2010-12-181-6/+7
* In pmap_extract(), unlock pmap lock earlier. The calculation does not needkib2010-12-181-1/+1
* Stop lying about supporting cpu_est_clockrate() when TSC is invariant. Thisjkim2010-12-142-3/+18
* In fpudna()/npxdna(), mark FPU context initialized and optionallykib2010-12-121-1/+3
* Reduce the Xen timecounter from 1GHz to 2^-9 GHz, thereby increasing thecperciva2010-12-111-2/+3
* Make the machdep.independent_wallclock sysctl do what it says on the box.cperciva2010-12-111-1/+2
* When r207410 eliminated the acquisition and release of the page queuesalc2010-12-091-61/+40
* Replace i386/i386/busdma_machdep.c and amd64/amd64/busdma_machdep.ccperciva2010-12-091-1222/+0
* Do not subtract 0.5% from estimated frequency if DELAY(9) is driven by TSC.jkim2010-12-081-3/+7
* On amd64, we have (since r1.72, in December 2005) MAX_BPAGES=8192,cperciva2010-12-081-0/+4
* Merge sys/amd64/amd64/tsc.c and sys/i386/i386/tsc.c and move to sys/x86/x86.jkim2010-12-081-281/+0
* Use int for 'tsc_present' instead of u_int. It is just a boolean.jkim2010-12-072-2/+2
* Remove stale comments about P-state invariant TSC and fix style(9) nits.jkim2010-12-072-8/+4
* Do not register a event handler for CPU freqency changes when it is foundjkim2010-12-071-4/+16
* Now the P-state invariant TSC is probed early enough, do not register eventjkim2010-12-071-10/+8
* Probe P-state invariant TSC from rightful place.jkim2010-12-072-22/+23
* MFamd64 r204214: Enforce stronger alignment semantics (require that thecperciva2010-12-051-12/+18
* Remove gratuitous i386/amd64 inconsistency in favour of the less verbosecperciva2010-12-041-2/+1
* Remove unnecessary #includes which seem to have been accidentally addedcperciva2010-12-041-3/+0
* Revert r216161. It is not necessary because we zero-fill BSS anyway.jkim2010-12-031-1/+1
* Explicitly initialize TSC frequency. To calibrate TSC frequency, we usejkim2010-12-031-1/+1
* Do not change CPU ticker frequency if TSC is P-state invariant. Note thisjkim2010-12-031-0/+3
* Revert r216134. This checkin broke platforms where bus_space are macros:brucec2010-12-031-24/+12
* Disallow passing in a count of zero bytes to the bus_space(9) functions.brucec2010-12-021-12/+24
* Fix bug introduced by r194784: Under XEN, the page(s) allocated to dpcpucperciva2010-11-291-0/+2
* Calling fill_fpregs() for curthread is legitimate, and ELF coredumpkib2010-11-281-1/+2
* Remove npxgetregs(), npxsetregs(), fpugetregs() and fpusetregs()kib2010-11-263-150/+48
* Merge amd64/i386 _align.h by aligning on the size of register_t (copiedtijl2010-11-261-44/+3
* Remove kernel support for BB profiling, now that kernbb(8) is gone, too.uqs2010-11-261-20/+0
* Revert r215819 and fix the bug properly. In pmap_qremove, paging tablecperciva2010-11-251-12/+1
* Use unambiguous inline assembly to load a float variable. GNU asdim2010-11-251-1/+1
* Add device IDs for two more ServerWorks Host-PCI bridges so that we canjhb2010-11-251-0/+5
* Work around paging bug. Somehow we seem to be ending up with entries incperciva2010-11-251-0/+12
* Rename HYPERVISOR_multicall (which performs the multicall hypercall) tocperciva2010-11-252-1/+23
* Remove vestigal debugging code which, in fork-heavy workloads, can causecperciva2010-11-251-1/+0
* Remove a stale tunable introduced in r215703.jkim2010-11-231-2/+1
* specialreg.h: add definitions for some useful bits found in CPUID.6 EAX and ECXavg2010-11-231-0/+9
* - Disable caches and flush caches/TLBs when we update PAT as we do for MTRR.jkim2010-11-221-92/+70
* In xen_get_timecount, return the full ns-precision time rather thancperciva2010-11-221-1/+1
* Unifdef XEN. This file is only compiled with the XEN kernel option set,cperciva2010-11-201-103/+2
* Add VTOM(va) macro as xpmap_ptom(VTOP(va)) to convert to machine addresses.cperciva2010-11-204-35/+34
* Make pmap_release consistent with pmap_pinit with respect to unpinningcperciva2010-11-191-0/+5
* specialreg.h: add definitions for MPERF/APERF pair of MSRsavg2010-11-191-0/+2
* specialreg.h: add AMD-specific "Hardware Configuration Register" MSRavg2010-11-192-2/+3
* specialreg.h: add definition for AMD Core Performance Boost bitavg2010-11-191-0/+1
OpenPOWER on IntegriCloud