summaryrefslogtreecommitdiffstats
path: root/sys/i386/pci
Commit message (Expand)AuthorAgeFilesLines
* Move {amd64,i386}/pci/pci_bus.c and {amd64,i386}/include/pci_cfgreg.h tojhb2011-06-221-700/+0
* Use uintXX_t instead of u_intXX_t.jhb2011-06-221-5/+5
* Add a helper routine to conditionally modify the start address of ajhb2011-06-221-22/+32
* On multi-core, multi-threaded PPC systems, it is important that the threadsnwhitehorn2011-05-311-1/+1
* Reimplement how PCI-PCI bridges manage their I/O windows. Previously thejhb2011-05-031-0/+1
* Add implementations of BUS_ADJUST_RESOURCE() to the PCI bus driver,jhb2011-05-021-0/+1
* Add device IDs for two more ServerWorks Host-PCI bridges so that we canjhb2010-11-251-0/+5
* Change the MPTable and $PIR PCI-PCI bridge drivers to inherit from thejhb2010-08-051-25/+2
* number of cleanups in i386 and amd64 pci md codeavg2009-09-241-7/+7
* Match PCI Express root bridge _HID directly instead ofjkim2009-07-131-0/+1
* strict kobj signatures: fix legacy i386 pcib_write_config implavg2009-06-111-4/+4
* Add a read-only sysctl hw.pci.mcfg to mirror the tunable by the same name.jhb2009-05-181-0/+5
* Fall back to using configuration type 1 accesses for PCI config requests ifjhb2009-03-241-0/+2
* Add a 'hw.pci.mcfg' tunable. It can be set to 0 to disable memory-mappedjhb2008-09-111-0/+6
* Some K8 chipsets don't expose all of the PCI devices on bus 0 via PCIejhb2008-09-101-14/+44
* Extend the support for PCI-e memory mapped configuration space access:jhb2008-08-221-36/+42
* - Add support for memory mapped PCI config space access on Intel 915GMjhb2008-08-201-3/+23
* Use switch statements instead of if-else for enabling PCI-express configjhb2008-08-201-3/+9
* Integrate support for xen in to i386 common code.kmacy2008-08-152-1/+18
* More properly handle links who only have 1 valid IRQ in their bitmask. Thejhb2007-12-211-13/+12
* MFamd64: 1.109 of pci_cfgreg.c which changes pci_cfgdisable() into a nopjhb2007-11-281-2/+6
* Adjust the code to probe for the PCI config mechanism to use.jhb2007-11-281-25/+25
* Make the PCI code aware of PCI domains (aka PCI segments) so we canmarius2007-09-301-0/+5
* Revamp the MSI/MSI-X code a bit to achieve two main goals:jhb2007-05-021-5/+15
* Expand the MSI/MSI-X API to address some deficiencies in the MSI-X support.jhb2007-01-221-0/+2
* Give Host-PCI bridge drivers their own pcib_alloc_msi() andjhb2006-12-121-2/+24
* Replace a few magic numbers.jhb2006-12-121-2/+2
* MD support for PCI Message Signalled Interrupts on amd64 and i386:jhb2006-11-131-0/+8
* Don't dump the $PIR table under bootverbose. The pirtool program injhb2006-11-091-39/+0
* - Make pcib_devclass private to sys/dev/pci/pci_pci.c and change all thejhb2006-01-061-17/+7
* Move the hostb driver out of the i386 and amd64 PCI code (where it wasjhb2005-12-201-58/+0
* Add support for 7320 and 915 PCIe chipsets.rodrigc2005-12-081-7/+11
* Provide a dummy NO_XBOX option that lives in opt_xbox.h for pc98.imp2005-11-141-2/+0
* Fix pc98 build.nyan2005-11-091-0/+2
* Add support for XBOX to the FreeBSD port. The xbox architecture isimp2005-11-091-0/+39
* MFamd64: indent with tabs instead of spaces.peter2005-11-041-1/+1
* Undo the change to pci_cfgdisable() on i386 for now. It seems to fixwpaul2005-10-251-6/+2
* Modify the pci_cfgdisable() routine to bring it more in line withwpaul2005-10-251-3/+7
* Expose legacy_pcib_alloc_resource, and use it in the mptable pci busimp2005-09-171-1/+1
* Commit a workaround to a problem with resource allocation. This helpsimp2005-09-161-0/+2
* Note that pc98 specific defines maybe would be better in a header file.imp2005-09-081-0/+1
* - Ignore BIOS IRQs (that is, IRQ settings left by the BIOS or a previous OSjhb2005-07-131-1/+10
* Trust the settings programmed by the BIOS over what the $PIR says.jhb2005-04-141-18/+48
* Add code to read the primary PCI bus number out of the Compaq/HP 6010jhb2005-03-251-0/+6
* Make a bunch of malloc types static.phk2005-02-101-1/+1
* /* -> /*- for copyright notices, minor format tweaks as necessaryimp2005-01-063-3/+3
* Remove a stray critical_exit().scottl2004-12-131-1/+0
* Expand the scope of the critical section in the PCIe read and write methodsscottl2004-12-101-4/+14
* Due to a significant addition of code, add my copyright to this file. Alsoscottl2004-12-061-0/+1
* Add support for the memory-mapped PCI Express configuration mechanism. Thisscottl2004-12-061-8/+211
OpenPOWER on IntegriCloud