summaryrefslogtreecommitdiffstats
path: root/sys/i386/include
Commit message (Expand)AuthorAgeFilesLines
* Quiet variable "shadows" warning:obrien2010-01-011-18/+18
* mca: improve status checking, recording and reportingavg2009-12-021-0/+1
* x86 cpu features: add MOVBE reporting and flagavg2009-11-301-0/+1
* Add a facility for associating optional descriptions with active interruptjhb2009-10-151-0/+1
* Define architectural load bases for PIE binaries. Addresses were selectedkib2009-10-101-0/+2
* atomic_cmpset_barr_* was added in order to cope with compilers willing toattilio2009-10-091-64/+48
* - All the functions in atomic.h needs to be in "physical" form (likeattilio2009-10-061-45/+50
* Per their definition, atomic instructions used in conjuction withattilio2009-10-061-46/+73
* make read_eflags and write_eflags accomplish the same effect on PVM as native,kmacy2009-10-011-10/+10
* cpufunc.h: unify/correct style of c extension namesavg2009-09-301-2/+2
* Copy apm(4) emulation from sys/i386/acpica/acpi_machdep.c andjkim2009-09-271-6/+6
* Extract the code to find and map the MADT ACPI table during early kerneljhb2009-09-231-0/+3
* Add a new sysctl for reporting all of the supported page sizes.alc2009-09-181-0/+2
* fix UP compilationkmacy2009-09-111-1/+1
* Consolidate CPUID to CPU family/model macros for amd64 and i386 to reducejkim2009-09-101-2/+2
* - Teach vesa(4) and dpms(4) about x86emu. [1]delphij2009-09-091-120/+0
* Get rid of the _NO_NAMESPACE_POLLUTION kludge by creating anphk2009-09-082-6/+53
* whitespace commitjulian2009-09-041-2/+2
* Bring i386 up to date with amd64 and others.julian2009-09-041-5/+5
* Improve pmap_change_attr() so that it is able to demote a large (2/4MB)jhb2009-08-311-0/+4
* Adjust the handling of the local APIC PMC interrupt vector:jhb2009-08-142-1/+3
* * Completely Remove the option STOP_NMI from the kernel. This optionattilio2009-08-132-9/+4
* As was done in r195820 for amd64, use clflush for flushing cache lineskib2009-07-294-0/+19
* Add support to the virtual memory system for configuring machine-alc2009-07-122-8/+11
* Cleanup ALIGNED_POINTER:sam2009-07-051-0/+7
* Improve the handling of cpuset with interrupts.jhb2009-07-011-1/+1
* Correct the #endif comment.alc2009-06-261-1/+1
* This change is the next step in implementing the cache control functionalityalc2009-06-261-0/+45
* Fix kernels compiled without SMP support. Make intr_next_cpu() availablejhb2009-06-251-2/+0
* - Restore the behavior of pre-allocating IDT vectors for MSI interrupts.jhb2009-06-251-0/+3
* Eliminate dead code. These definitions should have been deleted with thealc2009-06-221-10/+0
* Move (read|write)_cyrix_reg() inlines from specialreg.h to cpufunc.h.jhb2009-06-162-16/+16
* Clobber "cc" instead of using volatile.ed2009-06-131-2/+2
* Clobber "cc" instead of using volatile; remove obsolete register keyword.ed2009-06-131-7/+8
* Simplify the inline assembler (and correct potential error) of pte_load_store().ed2009-06-131-9/+2
* strict kobj signatures: fix legacy i386 pcib_write_config implavg2009-06-111-4/+4
* Decouple the i386 native and i386 Xen APIC definitions a little further.adrian2009-06-071-4/+22
* Fix the MP IPI code to differentiate between bitmapped IPIs and function IPIs.adrian2009-05-311-7/+7
* Revert to 2-clause.adrian2009-05-291-2/+0
* Migrate the Xen hypervisor clock reading routines into somethingadrian2009-05-291-0/+38
* Bump CACHE_LINE_SIZE to 128 for x86. Intel's manuals explicitly recommendjhb2009-05-181-1/+1
* FreeBSD right now support 32 CPUs on all the architectures at least.attilio2009-05-141-3/+3
* Implement simple machine check support for amd64 and i386.jhb2009-05-132-0/+76
* Rename statclock_disable variable to atrtcclock_disable that it actually is,mav2009-05-031-1/+0
* Add support for using i8254 and rtc timers as event sources for i386 SMPmav2009-05-022-1/+10
* - Add support for cpuid leaf 0xb. This allows us to determine thejeff2009-04-292-4/+7
* Don't conditionally define CACHE_LINE_SHIFT, as we anticipate sizingrwatson2009-04-201-2/+0
* Add description and cautionary note regarding CACHE_LINE_SIZE.rwatson2009-04-191-0/+4
* For each architecture, define CACHE_LINE_SHIFT and a derivedrwatson2009-04-191-0/+5
* A simple rewrite of biossmap.c:jkim2009-04-152-0/+5
OpenPOWER on IntegriCloud