summaryrefslogtreecommitdiffstats
path: root/sys/i386/include/specialreg.h
Commit message (Expand)AuthorAgeFilesLines
* Add the CR4 values for P3 SIMD enabling support. FXSR tells the cpu thatpeter1999-09-101-0/+2
* $Id$ -> $FreeBSD$peter1999-08-281-1/+1
* Add defines for the P6 model-specific registers.msmith1999-04-071-1/+58
* - Implement enabling write allocate on AMD K5/K6/K6-2 cpus.kato1998-10-061-1/+6
* Defined CCR6 and CCR7 (configuration registers of M2 CPU.)kato1998-03-041-1/+5
* Enabled the FPU emilaute bit define: CR0_EMfsmp1997-07-211-3/+1
* Improved CPU identification and initialization routines. Thiskato1997-03-221-44/+172
* Back out part 1 of the MCFH that changed $Id$ to $FreeBSD$. We are notpeter1997-02-221-1/+1
* Make the long-awaited change from $Id$ to $FreeBSD$jkh1997-01-141-1/+1
* Support the PG_G flag on Pentium-Pro processors. This prettydyson1996-11-111-1/+34
* Added missing CR0_NW define for Cyrix 486DLC support. It's still notsos1996-06-031-1/+3
* Fix a bunch of spelling errors in the comment fields ofmpp1996-01-301-3/+3
* Remove trailing whitespace.rgrimes1995-05-301-2/+2
* Enable define of CR0_AM to prepare for implementing alignment checking.bde1995-01-141-7/+3
* Improved some comments.dg1994-09-041-2/+2
* Detect if we're running on a Cyrix 486DLC and enable automatic cachepst1994-09-041-1/+54
* Made all header files idempotent and moved incorrect common data fromwollman1993-11-071-1/+5
* Removed all patch kit headers, sccsid and rcsid strings, put $Id$ in, somergrimes1993-10-161-9/+2
* Initial import, 0.1 + pk 0.2.4-B1rgrimes1993-06-121-0/+67
OpenPOWER on IntegriCloud