| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
|
|
|
|
|
|
|
| |
Explicitly call SEND CHANGE REQUEST for pre-24xx chips in target mode.
While later firmware always registers for RSCN requests, older one does
it only in initiator mode. But in target mode there RSCN can be the only
way to detect gone intiator.
|
|
|
|
| |
This makes port scanner fix absent port ID for added initiator.
|
| |
|
| |
|
| |
|
|
|
|
|
| |
I am not sure this value is really viable yet, but that is what chips
officially support in NPIV mode (in loop mode maximum is 125).
|
|
|
|
|
|
|
| |
For those chips we are not receiving login events, adding initiators
based on ATIO requests. But there is no port ID in that structure, so
in fabric mode we have to explicitly fetch it from firmware to be able
to do normal scan after that.
|
| |
|
|
|
|
| |
Now with present 4K of scratch we can fetch up to 508 ports (16 more).
|
|
|
|
|
|
| |
This change simplifies and unifies port adding/updating for loop and
fabric scanners. It also fixes problems with scanning restarts due to
concurrent port databases changes. It also fixes many cosmetic issues.
|
|
|
|
|
| |
Except cosmetic changes this removes fabric ports from our port database.
It is always firmware duty to manage them, so driver don't need to worry.
|
|
|
|
|
|
|
|
| |
Modern cards in most cases operate abstract port handles, that have no
any relation to real loop IDs. Leave loopid used only where it really
goes about local loop IDs.
While there, fix few more cases where LUNs were still printed in decimal.
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
While there, simplify the wait logic.
|
| |
|
| |
|
| |
|
|
|
|
|
| |
Without docs I am not completely sure about this, but on my tests new
method works better then previous, at least with our latest firmware.
|
|
|
|
|
|
|
|
|
|
|
|
| |
For the most of chips (except anscient ones) port handlers have no relation
to port IDs. In such situation old code scanning first 125 handlers was
quite naive. Instead of doing that, send to chip single request to get full
list of port handlers available on specific virtual port and scan only them.
Old code had problems with case of several virtual ports enabled, when port
handlers allocated from global address space could easily go above 125.
This change was successfully tested on 23xx, 24xx and 25xx chips in loop
mode with 4 virtual initiator ports, each seing 50 virtual target ports.
|
|
|
|
|
|
|
|
|
| |
On my own tests I see no effect from this change, but I also can't
reproduce the reported problem in general.
PR: 127391
PR: 204554
Submitted by: satz@iranger.com
|
|
|
|
|
|
| |
Add support for Kana and Eisu keys to the USB keyboard driver.
PR: 204709
|
|
|
|
|
|
|
| |
Relax the BUS_DMA_KEEP_PG_OFFSET requirement to allow optimising
allocation of DMA bounce buffers.
Discussed with: ian @
|
|
|
|
|
|
| |
Update to the shared code for Intel I40E drivers (by jfv)
Sponsored by: Multiplay
|
|
|
|
|
|
| |
xen: allow disabling PV disks and nics
Sponsored by: Citrix Systems R&D
|
|
|
|
|
|
|
| |
Add missing privilege check when setting the dump device.
Approved by: pjd, secteam (both no objections)
Sponsored by: Multiplay
|
|
|
|
|
|
| |
nvd, nvme: report stripesize through GEOM disk layer
Sponsored by: Intel
|
|
|
|
|
|
| |
nvme: fix race condition in split bio completion path
Sponsored by: Intel
|
|
|
|
|
|
|
| |
Fix a bunch of -Wcast-qual warnings in sys/dev/usb/input/uhid.c, by
using __DECONST. No functional change.
Differential Revision: https://reviews.freebsd.org/D1743
|
|
|
|
| |
Fix endless recursion in ti(4)'s ti_ifmedia_upd(), found by clang 3.7.0.
|
|
|
|
|
|
| |
Fix ixl debug sysctls panic
Sponsored by: Multiplay
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Add mlx5 and mlx5en driver(s) for ConnectX-4 and ConnectX-4LX cards
from Mellanox Technologies. The current driver supports ethernet
speeds up to and including 100 GBit/s. Infiniband support will be
done later.
The code added is not compiled by default, which will be done by a
separate commit.
Sponsored by: Mellanox Technologies
Differential Revision: https://reviews.freebsd.org/D4177
Differential Revision: https://reviews.freebsd.org/D4178
Differential Revision: https://reviews.freebsd.org/D4179
Differential Revision: https://reviews.freebsd.org/D4180
|
|
|
|
|
|
|
|
|
|
|
|
| |
Chelsio T5 chips do not properly echo the No Snoop and Relaxed Ordering
attributes when replying to a TLP from a Root Port. As a workaround,
disable No Snoop and Relaxed Ordering in the Root Port of each T5 adapter
during attach so that CPU-initiated requests do not contain these flags.
Note that this affects CPU-initiated requests to all devices under this
root port.
Sponsored by: Chelsio
|
|
|
|
|
|
|
|
| |
Update the wsp driver to support newer touch pads, like found in
MacBookPro11,4 and MacBook12,1. This update adds support for the
force touch parameter.
PR: 204420
|
|
|
|
|
|
|
| |
Avoid using the bounce buffer when the source or destination buffer is
32-bits aligned. Merge the two bounce buffers into a single one. Some
rough tests showed that the DWC OTG throughput on RPI2 increased by
10% after this patch.
|
|
|
|
|
| |
Add helper function to check if a USB page cache buffer is properly
aligned to reduce the use of bounce buffers in PIO mode.
|
|
|
|
|
|
|
| |
- Plugging a memory leak when malloc() failed during initialisation;
- Plugging another memory leak inside the destructor.
Reviewed by: matk
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Additional PCI helper functions.
290414:
Add helper routines for PCI device drivers to read, write, and modify
PCI-Express capability registers (that is, PCI config registers in the
standard PCI config space belonging to the PCI-Express capability
register set).
Note that all of the current PCI-e registers are either 16 or 32-bits,
so only widths of 2 or 4 bytes are supported.
290415:
Add a new helper function for PCI devices to locate the upstream
PCI-express root port of a given PCI device.
|
|
|
|
|
| |
For some reason port handles should be allocated from HBA-global space,
while old code was not very specific, mixing per-HBA and per-VP logic.
|
| |
|
|
|
|
|
|
|
|
|
|
| |
Now on 24xx and above chips it is really possible to simulate several
virtual FC ports with single physical one. For example, it allows to
configure several targets in ctl.conf, assign each of them to separate
virtual port, and let user to control access to them with switch zoning.
I still doubt that all problems are solved there, but at now it passes
at least basic tests.
|
| |
|
| |
|
| |
|