summaryrefslogtreecommitdiffstats
path: root/sys/dev
Commit message (Expand)AuthorAgeFilesLines
* revert r240344: cpu_devices[] is used in other functions and must be keptavg2012-09-111-1/+0
* Remove a prefetch() directive that, after careful testing, does more harmscottl2012-09-111-1/+0
* acpi_cpu: free result of device_get_childrenavg2012-09-111-0/+1
* Clear the correct descriptor when going through the chained togetheradrian2012-09-111-1/+1
* Remove some more NetBSD compat shims and other unused bits from thesejhb2012-09-1018-201/+93
* Poll VBUS status every second, hence the AT91 GPIO library doesn't supporthselasky2012-09-102-51/+15
* Fix for IRQ hang in DWC OTG host mode.hselasky2012-09-101-19/+27
* Cleanup interrupt handling in Host Mode.hselasky2012-09-102-45/+45
* At least from A70M FCH chipsets AMD started to use their real vendor IDmav2012-09-091-1/+2
* Implement missing USB suspend and resume support for DWC OTG driver.hselasky2012-09-091-6/+60
* Add support for DWC OTG.hselasky2012-09-091-0/+3
* Add support for host mode to the DWC OTG controller driver.hselasky2012-09-093-193/+1174
* Make sure the aggregate fields are properly cleared - both in theadrian2012-09-091-0/+12
* Remove TDMA #define entries from if_ath.c; they now exist in if_ath_tdma.h.adrian2012-09-091-16/+0
* Correctly mask out the RTS/CTS flags when forming aggregates.adrian2012-09-081-1/+1
* Remove useless extra test.mjacob2012-09-071-4/+2
* Use callout(9) instead of timeout(9) to manage timers.jhb2012-09-071-13/+15
* It seems that what the code really meant is that when a write is completed,delphij2012-09-071-1/+1
* Remove remaining 4.x compat shims. No resulting changes (verified byjhb2012-09-074-53/+35
* Complete and merge the list between Sandy/Ivy bridge of eventsfabient2012-09-071-28/+18
* Ensure that single-frame aggregate session frames are retransmittedadrian2012-09-071-0/+45
* Remove NetBSD compat shims for drivers originally shared with NetBSD/pc98.jhb2012-09-0613-278/+89
* Add Intel Ivy Bridge support to hwpmc(9).fabient2012-09-064-176/+433
* Add missing braceskevlo2012-09-061-1/+2
* Add #defines for the bits in the PCI Express SLOT registers. Namesgavin2012-09-051-0/+32
* - Explicitly call twe_done() to poll the hardware when looping injhb2012-09-052-16/+20
* Add support for new Intel on-CPU Bull Mountain random numberkib2012-09-054-32/+156
* Only stop the BXE controller if it was first started. Stoppingsilby2012-09-051-1/+7
* Support another uchcom(4) device.gavin2012-09-042-0/+2
* Update arcmsr(4) to vendor version 1.20.00.25.delphij2012-09-042-122/+133
* Add required USB AUDIO v2.0 structure definitions.hselasky2012-09-031-1/+394
* Add more DWC OTG register definitions.hselasky2012-09-031-3/+21
* Correct an error in gxemul_disk_write(). It was issuing the command toalc2012-09-031-1/+1
* Disable strong signal diversity when enabling radar pulse detectionadrian2012-09-021-0/+7
* AR5212 radar pulse fixes.adrian2012-09-021-13/+12
* Fix the PHY / CRC error bug in the AR5212 HAL, which apparently also popsadrian2012-09-011-4/+14
* Heavily optimize the case of small RX packets of 160 bytes or less. Forscottl2012-08-313-16/+88
* Essentially revert r239912. The amr_periodic function hadn't been armed inscottl2012-08-313-40/+0
* Add PrimeCell UART (PL011) drivergonzo2012-08-303-0/+441
* Attach interrupt handlers during attach instead of during the first timejhb2012-08-301-5/+5
* Use callout(9) rather than timeout(9). Note that the periodic timer injhb2012-08-303-4/+5
* Preparations for adding USB HOST mode to the DWC OTG driver.hselasky2012-08-303-506/+980
* Add bunch of ATI HDMI HDA controller IDs.mav2012-08-302-0/+18
* Add IDs for JMicron JMB360/JMB362 AHCI SATA controllers.mav2012-08-303-0/+4
* Migrate the AR9285 diversity configuration LNA configuration to useadrian2012-08-303-110/+126
* Do not call sati_check_data_io() for SATI_UNMAP sequences.jimharris2012-08-301-4/+0
* There's no nede to allocate a DMA map just before calling bus_dmamem_alloc().adrian2012-08-291-11/+0
* Set the HAL combined antenna diversity capability if the AR9285adrian2012-08-291-0/+3
* Add a new capability bit - whether the hardware supports AR9285 styleadrian2012-08-291-1/+2
* Add AR5413 radar parameters and strong signal diversity capability.adrian2012-08-292-21/+155
OpenPOWER on IntegriCloud