summaryrefslogtreecommitdiffstats
path: root/sys/dev/uart/uart_dev_ns8250.c
Commit message (Expand)AuthorAgeFilesLines
* MFC r293781:ian2016-01-171-16/+60
* MFC r279723, r279724:ian2015-05-231-0/+11
* MFC r257170, r257171, r257172, r257240, r257278, r257279, r257280, r257281,ian2014-05-141-1/+25
* MFC: r260889, r260890, r260911:imp2014-03-011-0/+33
* A final test with unmodified code has shown that a delay of 150msmarcel2013-08-301-1/+1
* Work-around a timing problem with the ITE IT8513E now that the coremarcel2013-08-291-1/+13
* Make the uart ns8250 high-level interface public rather than static.ian2013-08-211-38/+13
* Add support for A10 uart.ganbold2013-03-011-5/+38
* Add a loader tunable "hw.broken_txfifo" which enables a workaround for acperciva2013-01-271-1/+13
* Disable the TX ready interrupts once we received one, some UART won't clearcognet2011-11-021-2/+5
* Ignore MCR[6] during the probe to fix a false negative. Bit 6 of themarcel2011-05-261-1/+7
* Fix typos - remove duplicate "the".brucec2011-02-211-1/+1
* Remove redundant checking of sc_leaving (uart_intr() already handles this).marius2010-05-021-1/+1
* Fix hangs caused by hardware that signals receive errorsmarcel2009-04-081-6/+9
* The XScale PXA255 has three generally ns16x50 compatible UARTs. One of thebenno2008-05-301-5/+31
* add device hints to control the rx FIFO interrupt level on 16550A partssam2008-03-121-1/+14
* Don't use a time-limiting loop that's defined in terms of the baudratemarcel2007-04-031-13/+7
* Don't expose the uart_ops structure directly, but instead havemarcel2007-04-021-2/+3
* For embedded UARTs compatible with the ns8250 family it is possiblemarcel2007-03-281-1/+3
* - Add a uart_rxready() and corresponding device-specific implementationsmarius2007-01-181-6/+4
* The lcr variable in ns8250_probe is now unused. Remove it.benno2006-05-231-1/+1
* Allow uart(4)'s ns8250 driver to work with devices whose regshift is > 0.benno2006-05-231-24/+16
* Use 115200 and not 9600 as the initial baudrate. This speeds upmarcel2006-04-271-1/+1
* MFp4: Calculate the divisor before setting the DLAB bit. Thismarcel2006-04-231-2/+2
* Eliminate the sc_hasfifo flag from the softc. It was only used bymarcel2006-04-021-3/+3
* Don't hold the hardware mutex across getc(). It can wait indefinitelymarcel2006-04-011-5/+15
* Add support for scc(4).marcel2006-03-301-18/+18
* Replace our local UART_SIGMASK_* with the global SER_MASK_*.marcel2006-02-241-1/+1
* MFp4:marcel2006-02-241-5/+5
* Start each of the license/copyright comments with /*-, minor shuffle of linesimp2005-01-061-1/+1
* Include the common <dev/ic/ns16550.h> instead of the privatemarcel2004-11-201-1/+2
* Be slightly more paranoid about using the divisor in a division andmarcel2004-11-151-2/+6
* Implement UART_IOCTL_BAUD. Consequently, when the baudrate was unsetmarcel2004-11-141-1/+11
* Do not use hardware flow control for the moment. There are some issuesmarcel2004-08-061-0/+8
* When sizing the FIFO, don't count all the way up to 1030 if any FIFOmarcel2004-07-261-1/+1
* Use the new serial port definitions for modemsignals.phk2004-06-241-14/+14
* It seems that clearing the MCR_IE bit in the modem control registertmm2004-05-261-22/+23
* In ns8250_putc() insert a barrier between writing the character andmarcel2004-04-021-0/+1
* In uart_intr() loop until all interrupts have been handled. Previouslymarcel2003-09-171-3/+12
* Add locking to the hardware drivers. I intended to figure out moremarcel2003-09-171-9/+33
* Add support for automatic hardware flow control for 16[679]50 UARTs.marcel2003-09-131-1/+37
* If we failed to size the Rx FIFO, assume the worst. This howevermarcel2003-09-101-1/+1
* The uart(4) driver is an universal driver for various UART hardware.marcel2003-09-061-0/+726
OpenPOWER on IntegriCloud