summaryrefslogtreecommitdiffstats
path: root/sys/dev/sge
Commit message (Expand)AuthorAgeFilesLines
* - There's no need to overwrite the default device method with the defaultmarius2011-11-221-5/+1
* Close a race where SIOCGIFMEDIA ioctl get inconsistent link status.yongari2011-10-171-1/+1
* - Remove attempts to implement setting of BMCR_LOOP/MIIF_NOLOOPmarius2011-05-031-5/+3
* Converted the remainder of the NIC drivers to use the mii_attach()marius2010-10-151-4/+4
* Make sure to not use stale ip/tcp header pointers. The ip/tcpyongari2010-10-141-0/+2
* Remove enabling RX checksum offloading in RX filter setup. RXyongari2010-07-082-6/+5
* Don't blindly set IFF_DRV_OACTIVE when sge_encap() fails. If thereyongari2010-06-041-2/+3
* sge_encap() can sometimes return an error with m_head set to NULL.yongari2010-05-241-1/+2
* SiS190 supports RX 10 bytes padding, CRC stripping as well as VLANyongari2010-05-101-50/+14
* Implement TSO and TSO over VLAN. Increase number of allowedyongari2010-05-102-15/+103
* Free entire mbuf chain instead of the first mbuf.yongari2010-05-041-2/+2
* Enable multi-descriptor transmisstion for fragmented mbufs. Thereyongari2010-05-042-103/+148
* Remove clearing RxHashTable2 register. The register is reprogrammedyongari2010-05-041-1/+0
* Fix wrong dma tag usage. Previously it used TX descriptor ring dmayongari2010-05-031-3/+4
* Enable VLAN hardware tag insertion/stripping. Due to lack of SiS190yongari2010-04-292-6/+60
* Enable FCS stripping and padding 10 bytes bit of RX MAC controlyongari2010-04-292-5/+32
* Explicitly marks SiS190 to differentiate it from SiS191.yongari2010-04-292-1/+2
* Remove wrong link state chage.yongari2010-04-291-1/+0
* Preserve unknown bits of RX MAC control register when driveryongari2010-04-291-15/+16
* Intialize interrupt moderation control register. The magic valueyongari2010-04-221-0/+3
* Fix include path.yongari2010-04-151-1/+1
* Add driver for Silicon Integrated Systems SiS190/191 Fast/Gigabit Ethernet.yongari2010-04-142-0/+2095
OpenPOWER on IntegriCloud