summaryrefslogtreecommitdiffstats
path: root/sys/dev/pci
Commit message (Expand)AuthorAgeFilesLines
* MFC 261524,261526,261527:jhb2014-02-192-16/+35
* MFC 261517,261520:jhb2014-02-181-3/+0
* MFC 260926:jhb2014-02-173-10/+133
* MFC r259679:dumbbell2013-12-221-17/+54
* MFC r257072:kib2013-11-012-1/+1
* MFC r257071:kib2013-11-011-0/+9
* MFC r257070:kib2013-11-012-4/+9
* vgapci: Use vga_pci_alloc_resource() to map PCI Expansion ROMdumbbell2013-09-141-22/+17
* vga_pci: Remove left-over debugging printf()'sdumbbell2013-08-251-4/+0
* vga_pci: Add API to map the Video BIOSdumbbell2013-08-252-0/+105
* Use device_printf().rpaulo2013-08-111-3/+4
* Properly handle I/O windows in bridges with the ISA enable bit set. Thesejhb2013-07-184-91/+449
* - As it turns out, not only MSI-X is broken for devices passed through bymarius2013-07-094-36/+77
* Make detaching drivers from PCI devices more robust. While here, fix ajhb2013-06-272-1/+31
* Disable hw.pci.realloc_bars by default. It wasn't needed for the originaljhb2013-06-241-1/+1
* Add new capability types encodings from HyperTransport I/O Linkkib2013-05-171-0/+4
* Revision 233677 broke certain machines. Specifically, if the firmware/BIOSjhb2013-05-091-2/+29
* Usnure that PCI bus BIS_GET_DMA_TAG() method sees the actual PCIkib2013-04-141-0/+8
* Proxy allocation requests for the PCI ROM BAR from child devices similarjhb2013-04-091-25/+35
* - Complete r231621 by also blacklisting the bridge used by VMware for PCIemarius2013-03-021-10/+11
* Remove the quirk to allow use of MSI when the guest is running inside bhyve.neel2013-02-281-1/+0
* Add quirk to indicate that the bhyve hostbridge is capable of supportingneel2013-01-051-0/+1
* Always initialize pattern_buf pointers to NULL, otherwise AMD64 machinedavidxu2012-12-261-4/+2
* Remove duplicate const specifiers in many drivers (I hope I got all ofdim2012-11-051-1/+1
* Add missing Extended Capability ID Numbers from PCIe 3.0.imp2012-10-191-2/+12
* Fix zillions of style(9) and spacing bugs introduced by r240981.glebius2012-09-271-140/+142
* Fix several build failures for !COMPAT_FREEBSD32 andglebius2012-09-271-31/+44
* Add 32-bit ABI compat shims. Those are necessary for i386 binary-onlysobomax2012-09-271-6/+201
* The correct generic term for PCIS_STORAGE_NVM is "NVM" not "NVM Express".gavin2012-09-201-1/+1
* Recognise NVM Express devices and pretty-print their name.gavin2012-09-191-0/+1
* Add constants for programming interfaces for NVM/solid state storagejimharris2012-09-191-0/+2
* Add PCI subclass for NVM Express devices.gavin2012-09-191-0/+1
* Align the PCI Express #defines with the style used for the PCI-Xgavin2012-09-182-181/+181
* - Add #defines for the bits within the iPCI Express PCIR_EXPRESS_LINK_CTLgavin2012-09-171-1/+15
* - Add some registers defined in PCI 3.0 including new AER bits.jhb2012-09-131-11/+68
* Add #defines for the bits in the PCI Express SLOT registers. Namesgavin2012-09-051-0/+32
* Explicitly enable busmastering on PCI-PCI bridges. Transactions initiatedjhb2012-08-061-0/+7
* For subtractively decoding bridges, don't try to grow windows but passmarius2012-06-271-2/+2
* Add a 'wmask' variable to hold the expression '(1ul << w->step) - 1' injhb2012-06-191-9/+8
* Fix another off-by-one error in the previous fix so that the new startjhb2012-06-191-2/+2
* Fix a couple of bugs that prevented windows in PCI-PCI bridges fromjhb2012-06-131-3/+3
* Add 'drmn' device as another drm child, to allow drm2 drivers to livekib2012-05-231-0/+1
* Only check to see if a memory resource is a PCI ROM BAR when activatingjhb2012-05-231-2/+2
* Fix couple of style nits.jkim2012-03-291-2/+2
* Revert r233662 and generalize the hack. Writing zero to BAR actually doesjkim2012-03-291-41/+6
* Use a more proper fix for enabling HT MSI mapping windows on Host-PCIjhb2012-03-291-1/+1
* Fix for boot issue: Don't disable BARs on AGP devices. In general:hselasky2012-03-291-0/+21
* Add a PCI quirk to ignore PCI map registers from configuration space.jkim2012-03-141-8/+36
* Save more of config space for PCI Express and PCI-X devices.kan2012-03-083-0/+127
* Remove the PAE-specific 2GB DMA boundary since HEAD now supports a proper 4Gjhb2012-03-071-11/+0
OpenPOWER on IntegriCloud