summaryrefslogtreecommitdiffstats
path: root/sys/dev/netfpga10g
Commit message (Collapse)AuthorAgeFilesLines
* Mechanically convert to if_inc_counter().glebius2014-09-191-4/+4
|
* Use define from if_var.h to access a field inside struct if_data,glebius2014-08-301-1/+1
| | | | | | that resides in struct ifnet. Sponsored by: Nginx, Inc.
* Fix whitspace indentation from spaces to tabs.bz2014-06-261-64/+64
| | | | | | No functional changes. MFC after: 2 weeks
* Introduce opt_netfpga.h and allow setting NF10BMAC_64BIT from mips kernelbz2014-06-261-0/+1
| | | | | | | | | configs. Switch the BERI_NETFPGA_MDROOT to 64bit by default. Give we have working interrupts also cleanup the extra polling CFLAGS from the module Makefile. MFC after: 2 weeks
* Allow switching between 32bit and 64bit bus width data access at compilebz2014-06-262-19/+41
| | | | | | | | | time by setting NF10BMAC_64BIT and using a REGWTYPE #define to set correct variable and return value widths. Adjust comments to indicate the 32 or 64bit register widths. MFC after: 2 weeks
* Rather than using a constant use sizeof(val) allowing for the lengthbz2014-06-261-1/+1
| | | | | | to automatically change as we switch between 32/64bit. MFC after: 2 weeks
* In preparation for 64bit mode remove all the _4 from the function andbz2014-06-261-58/+58
| | | | | | | | macro names, rename val4 to val, and m4 to md. No functional change. MFC after: 2 weeks
* Adjust the register layout to allow for 64bit registers in thebz2014-05-093-40/+182
| | | | | | future for nf10bmac(4). Also, add support for and enable RX interrupts. MFC after: 2 weeks
* Now that I figured out where the ethernet addresses come frombz2014-04-181-1/+19
| | | | | | | | on NetFPGA-10G, assign one to the interface by default in a very similar way. MFC after: 6 days X-Easter-Egg-Hunt: yes
* Add the initial version of if_nf10bmac(4), a driver to support anbz2014-04-173-0/+1062
NetFPGA-10G Embedded CPU Ethernet Core. The current version operates on a simple PIO based interface connected to a NetFPGA-10G port. To avoid confusion: this driver operates on a CPU running on the FPGA, e.g. BERI/mips, and is not suited for the PCI host interface. MFC after: 1 week Relnotes: yes Sponsored by: DARPA/AFRL
OpenPOWER on IntegriCloud