summaryrefslogtreecommitdiffstats
path: root/sys/dev/drm/r600_blit.c
Commit message (Collapse)AuthorAgeFilesLines
* Rework how drm maps are handled.rnoland2010-04-221-9/+8
| | | | | | | | | | | | * On 32 bit platforms we steal the upper 4 bits of the map handle to store a unique map id. * On 64 bit platforms we steal the upper 24 bits. Resolves issues where the offsets that are handed to mmap may overlap the VRAM on some cards. Tested on: radeon, intel, mga, and via. This will break nouveau. I will spin new patches shortly.
* Cleanup in r600_blitrnoland2009-10-301-29/+39
| | | | | | | | | - Don't bother to assign vb until we know we have enough space - Add variables for sx2, sy2, dx2, dy2 so that these aren't calculated over and over, also reduce chance of errors. - Use switch to assign color/format MFC after: 3 days
* Fix blitter support for RS880 chipsrnoland2009-10-301-3/+3
| | | | MFC after: 3 days
* Fix blit pitch for 4 byte transfers on r600.rnoland2009-09-281-1/+1
| | | | MFC after: 1 week
* Add a couple of small fixes from the AMD folks.rnoland2009-09-131-4/+8
| | | | | | | - max tex height is 8192 - increment src/dst by the full transfer amount MFC after: 3 days
* Add kernel support for Radeon R6/7xx 3D.rnoland2009-08-231-0/+1986
You will still need Mesa from git and possibly an updated DDX driver, but this is working fairly well now. MFC after: 2 weeks
OpenPOWER on IntegriCloud