summaryrefslogtreecommitdiffstats
path: root/sys/dev/ath
Commit message (Expand)AuthorAgeFilesLines
* Fix uninitialised reference.adrian2012-06-111-2/+2
* Wrap the whole (software) TX path from ifnet dequeue to software queueadrian2012-06-111-34/+71
* Add another TID lock.adrian2012-06-111-0/+1
* Make sure the frames are queued to the head of the list, not the tail.adrian2012-06-111-1/+1
* When scheduling frames in an aggregate session, the frames should beadrian2012-06-111-1/+15
* Retried frames need to be inserted in the head of the list, not the tail.adrian2012-06-111-1/+1
* Finish undoing the previous commit - this part of the code is no longeradrian2012-06-111-7/+4
* Introduce a new lock debug which is specifically for making sure theadrian2012-06-112-0/+8
* Revert r233227 and followup commits as it breaks CCMP PN replay detection.adrian2012-06-115-272/+35
* Add a new ioctl for ath(4) which returns the aggregate statistics.adrian2012-06-102-0/+4
* Mostly revert previous commit(s). After doing a bunch of local testing,adrian2012-06-053-18/+1
* Create a function - ath_tx_kick() - which is called where ath_start() isadrian2012-06-053-10/+17
* Migrate the TX path to a taskqueue for now, until a better way ofadrian2012-06-044-4/+20
* Add the AR9280 workarounds for PCIe suspend/resume.adrian2012-05-261-2/+52
* Avoid using hard-coded numbers here.adrian2012-05-261-1/+1
* Remove an unneeded field from ath_buf.adrian2012-05-261-1/+0
* Add some AR5416/AR5418 WAR's for power-on and suspend/resume:adrian2012-05-251-3/+48
* * According to the reference code, AR_WA_D3_L1_DISBABLE is bit 14.adrian2012-05-251-1/+5
* oops - ath_hal_disablepcie is actually destined for another purpose,adrian2012-05-2511-25/+40
* Prepare for improved (read: pcie) suspend/resume support.adrian2012-05-256-0/+46
* Re-up the TX ath_buf limit from 128 to 512.adrian2012-05-221-1/+1
* Fix up some corner cases with aggregation handling.adrian2012-05-222-5/+19
* For now, add a quick debugging patch to log when the hw TXQ != the TID/AC.adrian2012-05-211-0/+12
* Rename ath_tx_cleanup() -> ath_tx_tid_cleanup() in order to not clashadrian2012-05-211-3/+3
* Re-add 'ic' and properly wrap it in the SUPERG macro.adrian2012-05-211-0/+3
* Remove unused variable.bschmidt2012-05-201-1/+0
* Migrate the per-frame code out from ath_rx_proc() to ath_rx_pkt().adrian2012-05-201-308/+328
* Migrate most of the beacon handling functions out to if_ath_beacon.c.adrian2012-05-204-746/+856
* Migrate the TDMA management functions out of if_ath.c into if_ath_tdma.c.adrian2012-05-206-369/+583
* Migrate the bulk of the RX routines out from if_ath.c to if_ath_rx.[ch].adrian2012-05-206-914/+1121
* Migrate ath_debug and sc_debug from an int to a uint64_t / QUAD;adrian2012-05-155-46/+54
* Handle non-xretry errors the same as xretry errors for now.adrian2012-05-151-1/+11
* Add some empty DFS methods for AR5210/AR5211 for now, if DFS is enabledadrian2012-05-096-0/+32
* Re-enable this particular DELAY() for now, at least until theadrian2012-05-071-0/+2
* Fix a couple of sc_ac2q[] mappings that were using the TID, not the AC.adrian2012-05-041-4/+4
* Change the MIB cycle count API to return HAL_BOOL, rather than uint32_t,adrian2012-05-0115-15/+83
* After thinking about this a bit more, let's not keep statistics per-channeladrian2012-04-285-9/+10
* Although not strictly needed, quieten a compiler warning by a user.adrian2012-04-281-1/+1
* Extend the ANI code to implement basic channel survey support.adrian2012-04-283-36/+73
* Fetch the channel survey code from the HAL.adrian2012-04-282-0/+9
* Extend the HAL channel survey statistics:adrian2012-04-281-0/+4
* Add a comment about this DELAY(), I'm not sure whether it's supposedadrian2012-04-281-0/+4
* Add an AR5416 PCU DMA stop method, as a check for the AR9130 is needed.adrian2012-04-283-0/+36
* Remove some of the redundant locking done in the TX completion path,adrian2012-04-261-9/+13
* Add the BT register definitions for AR9285/AR9287 BT coexistence.adrian2012-04-262-0/+83
* Add placeholder methods for WMI command access (USB, perhaps SDIO later)adrian2012-04-252-0/+19
* Add a note that explains what the current state of the register byte orderadrian2012-04-251-0/+4
* .. oops.adrian2012-04-201-0/+1
* "Upgrade" the AR9285 code to support PCI/ART EEPROM on flash.adrian2012-04-203-8/+18
* Stop using the hardware register value byte order swapping for now,adrian2012-04-197-71/+18
OpenPOWER on IntegriCloud