summaryrefslogtreecommitdiffstats
path: root/sys/arm/xscale
Commit message (Collapse)AuthorAgeFilesLines
* Increase the refresh rate.cognet2005-05-251-1/+1
|
* Allocating the memory for the kernel stack one time is enough.cognet2005-04-271-7/+0
|
* Don't announce the range SDRAM_START-freemempos until I figure out what'scognet2005-04-071-5/+5
| | | | going on, it produces random memory corruption.
* pmap_update() is gone.cognet2005-04-071-1/+0
|
* Bring back some of the cleanups and fixes jmg did in the TS7200 port.cognet2005-03-171-18/+16
|
* Use PCIR_BARS instead of PCIR_MAPS.cognet2005-03-172-16/+17
|
* Instead of using sysarch() to store-retrieve the tp, add a magic address,cognet2005-02-262-0/+3
| | | | | | | | | | | ARM_TP_ADDRESS, where the tp will be stored. On CPUs that support it, a cache line will be allocated and locked for this address, so that it will never go to RAM. On CPUs that does not, a page is allocated for it (it will be a bit slower, and is wrong for SMP, but should be fine for UP). The tp is still stored in the mdthread struct, and at each context switch, ARM_TP_ADDRESS gets updated. Suggested by: davidxu
* MFp4: get the code that set the pc correctly to work, remove a few IQ31244cognet2005-02-201-11/+11
| | | | | | | specific mappings from locore.S, re-organize iq31244_machdep.c to work with the new locore.S Spotted out by: jmg
* Remove unused prototype.cognet2005-02-131-1/+0
|
* Remove redondant includes.cognet2005-02-131-2/+0
|
* Don't prototype pmap_kenter().cognet2005-02-131-1/+1
|
* Remove references to non-existing symbols DO_corb and got_mmu.cognet2005-01-201-7/+0
| | | | While I'm there, remove dead code.
* Add a new sysctl, hw.sevenseg.freq, to control the update frequency.cognet2005-01-161-1/+6
|
* Add support for the IQ31244 7 seg display.cognet2005-01-154-0/+390
| | | | Obtained from: NetBSD
* Start the license statement with /*-cognet2005-01-151-1/+1
|
* Use device_set_desc().cognet2005-01-151-0/+2
|
* Add the i80321 watchdog.cognet2005-01-152-0/+2
|
* Add a driver for the i80321 watchdog.cognet2005-01-151-0/+149
| | | | Obtained from: NetBSD
* Start all license statements with /*-imp2005-01-0519-19/+19
|
* - The IQ80321 has a jumper which changes the PCI device id from 4 to 8 for thecognet2004-12-211-5/+13
| | | | | | | | | GigE controller, so handle this. - Use the outbound window 0 if the PCI mem requested is in its range, instead of inconditionally use the outbound window 1. This should be enough to get FreeBSD/arm to work on the IQ80321 board as well. Reported and tested by: Jia-Shiun Li <jiashiun at gmail dot com>
* Make sure to map the whole kernel into 1MB pages. Try to use the remainingcognet2004-12-051-27/+67
| | | | memory for things such as the kernel stack.
* Use ns8250.cognet2004-11-232-3/+2
|
* Get the kernel stack right now that the u-area is gone.cognet2004-11-201-1/+2
|
* U areas are going away, so don't allocate one for process 0.das2004-11-201-7/+0
| | | | Reviewed by: arch@
* Move KERNPHYSADDR and KERNVIRTADDR from std.i80321 to std.iq31244.cognet2004-11-182-2/+2
| | | | Use the correct KERNPHYSADDR.
* Remove debugging printf.cognet2004-11-131-1/+0
|
* Convert the IQ31244 code to use ARM32_NEW_VM_LAYOUT.cognet2004-11-101-6/+15
|
* If we're still running at the physical address, jump to the virtual addresscognet2004-11-051-33/+7
| | | | | instead before calling initarm(). This removes the need to map virtual == physical in initarm().
* Import partial support for the IQ31244 eval board (i80321 CPU). IQ80321 mightcognet2004-09-2321-0/+3870
| | | | | | | | | work out of the box too, but I have no hardware to test. It works well enough to go multiuser. Network works, SATA does not, as I have no drive to test. Thanks to Intel for sending such a board. Obtained from: NetBSD
* Add Xscale common headers.cognet2004-09-232-0/+121
OpenPOWER on IntegriCloud