summaryrefslogtreecommitdiffstats
path: root/sys/arm/mv
Commit message (Expand)AuthorAgeFilesLines
* In arm_get_next_irq(), use the last IRQ argument in order to preventmarcel2011-02-081-11/+23
* o Make sure to mask off timer1 interrupts. It's not necessarilymarcel2011-02-081-1/+2
* Remove use_high from the softc and simply check the number of GPIOmarcel2011-02-071-7/+3
* The FDT describes the host controller directly. There's no need tomarcel2011-02-031-17/+10
* Fix r217688. We need to call init_param1() before we use msgbufsize,marcel2011-01-221-1/+3
* Fix backtraces by defining ksym_start & ksym_end if DDB ismarcel2011-01-221-0/+8
* Make MSGBUF_SIZE kernel option a loader tunable kern.msgbufsize.pluknet2011-01-211-3/+2
* - Add a proper return value to mv_gpio_intr().jhb2011-01-061-4/+5
* Set of legacy mode SATA enchancements:mav2010-10-181-1/+1
* Clear timer interrupt status before calling callback, not after it,mav2010-09-181-4/+6
* Fix several un-/signedness bugs of r210290 and r210293. Add one more check.mav2010-07-201-3/+3
* Refactor Marvell ARM SoC timer driver to the new timer infrastructure.mav2010-07-202-42/+81
* Now that we are fully FDT-driven on MRVL platforms, remove PHYSMEM_SIZE option.raj2010-07-195-33/+3
* Eliminate FDT_IMMR_VA define.raj2010-07-191-1/+1
* Move MRVL FDT fixups and PIC decode routine to a platform specific area.raj2010-07-191-0/+42
* Convert Marvell ARM platforms to FDT convention.raj2010-06-1326-2287/+1532
* Import mvs(4) - Marvell 88SX50XX/88SX60XX/88SX70XX/SoC SATA controllersmav2010-05-021-0/+1
* Oops! Wrong copy-paste in r206053.mav2010-04-011-1/+1
* Fill extended ATA command registers in cPRD to support 48bit commands.mav2010-04-011-0/+5
* Provide correct TCLK value for Kirkwood A1 silicon revision.raj2010-03-052-2/+4
* Do not force verbose and single mode in non-metadata boot case.raj2010-02-241-2/+1
* Fix the build.mav2009-12-081-2/+13
* MFp4:mav2009-12-061-10/+4
* Eliminate an unnecessary vm include file.alc2009-11-041-1/+0
* MFp4:mav2009-10-311-7/+6
* Review previous change. It has no relation to the I-cache coherencymarcel2009-10-211-1/+1
* o Introduce vm_sync_icache() for making the I-cache coherent withmarcel2009-10-211-1/+1
* Introduce SheevaPlug support.raj2009-08-253-0/+164
* Exclude common Kirkwood settings so they can be shared among various platformsraj2009-08-254-8/+21
* Properly handle initial state of power mgmt.raj2009-08-253-2/+134
* Eliminate platform_pmap_init() to simplify Marvell bootstrap code.raj2009-08-255-44/+13
* Map DPCPU pages into ARM kernel VA space.raj2009-07-011-3/+3
* Enable all populated TWSI (I2C) controllers on Marvell SOCs.raj2009-06-254-4/+9
* Introduce ata(4) support for Marvell integrated SATA controllers (found onraj2009-06-246-0/+946
* Implement a facility for dynamic per-cpu variables.jeff2009-06-231-0/+5
* Move the memory layout definitions and logic from mvreg.h to mvwin.hmarcel2009-06-129-245/+287
* strict kobj signatures: number of fixes for arm architectureavg2009-06-111-2/+2
* Pass the previously returned IRQ back to arm_get_next_irq() so thatmarcel2009-06-091-1/+1
* Adjust Marvell Discovery (MV78xxx) support to recognize newest chip revisions,raj2009-04-165-19/+42
* Fix path and config name for ehci_mbus.cthompsa2009-02-241-2/+1
* Include Marvell EHCI HC driver for USB2.marcel2009-02-161-0/+1
* Check PCIE link status before accessing the bus.raj2009-01-091-0/+3
* Rename Marvell ARM CPU specific file according to r186933.raj2009-01-091-1/+1
* Improve Marvell SOCs PCI/PCIE driver.raj2009-01-094-41/+110
* Improve and extend Marvell SOCs platform code.raj2009-01-0812-72/+830
* Minor style(9) corrections.raj2009-01-081-6/+6
* Adjust Marvell SOC support for A0 chip revision.raj2009-01-085-21/+87
* Avoid confusion and adjust link address range of Marvell Orion kernel so it israj2008-12-051-4/+4
* Fix configuration of the PCI bridge. This got omitted in the initial import ofraj2008-12-051-0/+4
* - Fix spelling error in comments.stas2008-12-011-1/+1
OpenPOWER on IntegriCloud