summaryrefslogtreecommitdiffstats
path: root/sys/arm/include
Commit message (Expand)AuthorAgeFilesLines
* Remove __Pkevlo2007-03-213-18/+18
* Push down the implementation of PCPU_LAZY_INC() into the machine-dependentalc2007-03-111-0/+6
* o break newbus api: add a new argument of type driver_filter_t topiso2007-02-231-2/+2
* - Add bounce pages for arm, largely based on the i386 implementation.cognet2007-01-173-1/+6
* MFp4: Add missing atomic functionsticso2007-01-051-34/+64
* Introduce CPU_XSCALE_CORE3, as XScale Core 3 is significally different thancognet2006-11-301-0/+3
* correct bus space unmap prototypesam2006-11-191-29/+141
* Fix a comment.ru2006-11-131-1/+1
* Eliminate unused global variables.alc2006-11-111-3/+0
* Identify the xscale 81342.cognet2006-11-074-6/+30
* Add atomic_cmpset_acq_32.cognet2006-11-071-0/+1
* PR:jb2006-10-041-34/+0
* First part of a little cleanup in the calendar/timezone/RTC handling.phk2006-10-021-3/+0
* Use __builtin_va_start instead of __builtin_stdarg_start. GCC4 obsoleteskan2006-09-211-1/+1
* Remove dead code, already defined in sys/cdef.hcognet2006-08-301-9/+0
* Eliminate unused definitions. (They came from NetBSD.)alc2006-08-251-9/+0
* Finally bring it support for the i80219 XScale processor.cognet2006-08-243-10/+17
* Use ELFDATA2MSB if we're building big endian.cognet2006-08-241-0/+4
* Rewrite ARM_USE_SMALL_ALLOC so that instead of the current behavior, it mapscognet2006-08-083-2/+35
* Define BYTE_MSF if we're compiling a big endian kernel, so that DDB cancognet2006-07-271-0/+3
* Add remote GDB bits for arm.cognet2006-07-141-0/+52
* Add partial pmap locking.alc2006-06-061-1/+13
* Don't #error if no CPU is defined but we're not compiling the kernel.cognet2006-06-021-2/+2
* Don't enable the FIQ in enable_interrupts() if F32_bit is not specified.cognet2006-06-011-1/+1
* Ooops arm10 is armv5, not armv4.cognet2006-05-311-3/+3
* Include machine/cpuconf.h in pmap.h in order to get ARM_NMMUS defined,cognet2006-05-311-1/+1
* Add definitions for atomic_subtract_rel_32, atomic_add_rel_32 andcognet2006-05-151-0/+3
* Switch to a 64bit time_t, while it's not a big problem to do so.cognet2006-05-151-1/+1
* Resurrect Skyeye support :cognet2006-05-131-0/+5
* Clean out sysctl machdep.* related defines.phk2006-05-111-8/+0
* Disable/enable fiqs as well as irqs.cognet2006-04-132-4/+4
* MFp4: Don't write-back the PTEs if they are mapped write-through, this wascognet2006-04-091-5/+0
* MFp4: Forget the asm inlined version of in_cksum_hdr(). It doesn't work ifcognet2006-03-091-74/+1
* Try to honor BUS_DMA_COHERENT : if the flag is set, normally allocate memorycognet2006-03-011-0/+7
* Use memory clobbers, to be on the safe side.cognet2006-02-061-6/+11
* Backout rev 1.12. It would have been a good thing, if gcc was smart enoughcognet2006-02-051-24/+18
* By popular demand, move __HAVE_ACPI and __PCI_REROUTE_INTERRUPT intoimp2006-01-092-2/+2
* Define __HAVE_ACPI and/or __PCI_REROUTE_INTERRUPT, as appropriate forimp2006-01-011-0/+2
* Tweak how the MD code calls the fooclock() methods some. Instead ofjhb2005-12-222-25/+0
* A #define is not enough, we need to cast from u_long * to uint32_t *.cognet2005-12-091-1/+8
* Define atomic_whatever_longcognet2005-12-091-0/+4
* Drop _MACHINE_ARCH and _MACHINE defines (not to be confused withru2005-12-061-6/+0
* Use a magic number to know we were started from the elf wrapper.cognet2005-11-241-0/+5
* Force pmap to write-back the pte cacheline after each pte modification,cognet2005-11-211-0/+5
* Add an alternate ID for the arm920t (the real solution is to havecognet2005-11-211-0/+1
* There's no need to include <machine/asmacros.h> here.cognet2005-11-081-1/+0
* MFi386 rev 1.536 (sort of)cognet2005-11-061-0/+2
* Whitespace.jhb2005-10-141-1/+1
* Change the userland atomic operations on arm to use memory operands forjhb2005-10-141-16/+22
* dump_avail has nothing to do with ARM_USE_SMALL_ALLOC, so move itscognet2005-10-041-1/+1
OpenPOWER on IntegriCloud