summaryrefslogtreecommitdiffstats
path: root/sys/amd64
Commit message (Expand)AuthorAgeFilesLines
* Unconditionally enable fpu emulation by setting CR0.TS in the host after theneel2012-10-262-1/+22
* If the guest vcpu wants to idle then use that opportunity to relinquish theneel2012-10-252-23/+95
* Hide the monitor/mwait instruction capability from the guest until we know howneel2012-10-251-0/+6
* Maintain state regarding NMI delivery to guest vcpu in VT-x independent manner.neel2012-10-245-34/+45
* Test for AST pending with interrupts disabled right before entering the guest.neel2012-10-234-28/+86
* Calculate the number of host ticks until the next guest timer interrupt.neel2012-10-204-56/+65
* Add the guest physical address and r/w/x bits togrehan2012-10-122-0/+4
* Provide per-vcpu locks instead of relying on a single big lock.neel2012-10-127-76/+134
* Fix warnings generated by 'debug.witness.watch' during VM creation andneel2012-10-113-39/+59
* Deliver the MSI to the correct guest virtual cpu.neel2012-10-111-4/+1
* Allocate memory pages for the guest from the host's free page queue.neel2012-10-088-374/+193
* Change vm_malloc() to map pages in the guest physical address space in 4KBneel2012-10-045-20/+53
* Get rid of assumptions in the hypervisor that the host physical memoryneel2012-10-032-2/+8
* Get rid of assumptions in the hypervisor that the host physical memoryneel2012-10-036-45/+134
* Get rid of assumptions in the hypervisor that the host physical memoryneel2012-09-293-11/+53
* Intel VT-x provides the length of the instruction at the time of the nestedneel2012-09-275-35/+44
* Add an option "-a" to present the local apic in the XAPIC mode instead of theneel2012-09-263-10/+19
* Add support for trapping MMIO writes to local apic registers and emulating them.neel2012-09-2510-25/+676
* Add ioctls to control the X2APIC capability exposed by the virtual machine toneel2012-09-254-0/+61
* Add an explicit exit code 'SPINUP_AP' to tell the controlling process that anneel2012-09-253-5/+67
* Stash the 'vm_exit' information in each 'struct vcpu'.neel2012-09-244-7/+27
* Restructure the x2apic access code in preparation for supporting memory mappedneel2012-09-215-59/+108
* Add sysctls to display the total and free amount of hard-wired mem for VMsgrehan2012-08-263-0/+46
* Include 'device uart' in the guest kernel.neel2012-08-041-1/+1
* Force certain bits in %cr4 to be hard-wired to '1' or '0' from a guest'sneel2012-08-041-16/+52
* Verify that VMX operation has been enabled by BIOS before executing theneel2012-07-251-1/+11
* IFC @ r238370grehan2012-07-1133-1140/+1206
|\
| * Add a clts() wrapper around the 'clts' instruction to <machine/cpufunc.h>jhb2012-07-092-6/+13
| * Partially revert r217515 so that the mem_range_softc variable is alwaysjhb2012-07-092-2/+3
| * Use assembler mnemonic instead of manually assembling, contination for r238142.kib2012-07-061-6/+3
| * Several fixes to the amd64 disassembler:jhb2012-07-061-22/+134
| * Make pmap_enter()'s management of PV entries consistent with the other pmapalc2012-07-061-20/+15
| * Now that our assembler supports the xsave family of instructions, use themjhb2012-07-052-19/+23
| * Calculate the new PTE value in pmap_enter() before acquiring any locks.alc2012-07-051-32/+27
| * Correct an error in r237513. The call to reserve_pv_entries() must comealc2012-07-051-8/+12
| * Decode the 'xsave', 'xrstor', 'xsaveopt', 'xgetbv', 'xsetbv', andjhb2012-07-041-3/+18
| * tws(4) is interfaced with CAM so move it to the same section.delphij2012-07-011-1/+1
| * Optimize reserve_pv_entries() using the popcnt instruction.alc2012-06-302-3/+18
| * In r237592, I forgot that pmap_enter() might already hold a PV list lockalc2012-06-291-15/+30
| * Avoid some unnecessary PV list locking in pmap_enter().alc2012-06-281-1/+1
| * Optimize pmap_pv_demote_pde().alc2012-06-281-10/+35
| * Add new pmap layer locks to the predefined lock order. Change the namesalc2012-06-271-3/+3
| * Introduce RELEASE_PV_LIST_LOCK().alc2012-06-261-8/+11
| * Add PV list locking to pmap_enter(). Its execution is no longer serializedalc2012-06-261-57/+70
| * Add PV chunk and list locking to pmap_change_wiring(), pmap_protect(), andalc2012-06-251-57/+109
| * Introduce reserve_pv_entry() and use it in pmap_pv_demote_pde(). In orderalc2012-06-231-1/+83
| * Implement mechanism to export some kernel timekeeping data tokib2012-06-221-0/+6
| * Reserve AT_TIMEKEEP auxv entry for providing usermode the pointer tokib2012-06-221-0/+1
| * Introduce CHANGE_PV_LIST_LOCK_TO_{PHYS,VM_PAGE}() to avoid duplication ofalc2012-06-221-24/+20
| * Update the PV stats in free_pv_entry() using atomics. After which, it isalc2012-06-211-38/+14
OpenPOWER on IntegriCloud