summaryrefslogtreecommitdiffstats
path: root/sys/amd64/pci
Commit message (Expand)AuthorAgeFilesLines
* MFC r258779,r258780,r258787,r258822:eadler2014-02-041-1/+1
* Remove duplicate code. Reduce diff between amd64 and i386.jkim2012-12-011-6/+7
* Use volatile keywords properly.jkim2012-11-301-11/+11
* Tidy up inline assembly. No functional change.jkim2012-11-301-8/+8
* pciereg_cfg*: use assembly to access the mem-mapped cfg spaceavg2012-10-141-6/+19
* Move {amd64,i386}/pci/pci_bus.c and {amd64,i386}/include/pci_cfgreg.h tojhb2011-06-221-435/+0
* Use uintXX_t instead of u_intXX_t.jhb2011-06-221-3/+3
* Add a helper routine to conditionally modify the start address of ajhb2011-06-221-22/+32
* Reimplement how PCI-PCI bridges manage their I/O windows. Previously thejhb2011-05-031-0/+1
* Add implementations of BUS_ADJUST_RESOURCE() to the PCI bus driver,jhb2011-05-021-0/+1
* number of cleanups in i386 and amd64 pci md codeavg2009-09-241-8/+8
* Match PCI Express root bridge _HID directly instead ofjkim2009-07-131-0/+1
* Add a read-only sysctl hw.pci.mcfg to mirror the tunable by the same name.jhb2009-05-181-0/+5
* Fall back to using configuration type 1 accesses for PCI config requests ifjhb2009-03-241-0/+2
* Correct parameter types for pcib_{read,write}_config by fixing theimp2009-02-081-5/+5
* Add a 'hw.pci.mcfg' tunable. It can be set to 0 to disable memory-mappedjhb2008-09-111-0/+6
* Some K8 chipsets don't expose all of the PCI devices on bus 0 via PCIejhb2008-09-101-14/+48
* Extend the support for PCI-e memory mapped configuration space access:jhb2008-08-221-3/+137
* Adjust the code to probe for the PCI config mechanism to use.jhb2007-11-281-167/+11
* Make the PCI code aware of PCI domains (aka PCI segments) so we canmarius2007-09-301-0/+5
* Revamp the MSI/MSI-X code a bit to achieve two main goals:jhb2007-05-021-4/+14
* Expand the MSI/MSI-X API to address some deficiencies in the MSI-X support.jhb2007-01-221-0/+1
* Give Host-PCI bridge drivers their own pcib_alloc_msi() andjhb2006-12-121-2/+24
* MD support for PCI Message Signalled Interrupts on amd64 and i386:jhb2006-11-131-0/+4
* MFi386: rename pcib_devclass to hostb_devclass (cosmetic here)peter2006-03-131-2/+2
* - Make pcib_devclass private to sys/dev/pci/pci_pci.c and change all thejhb2006-01-061-11/+3
* Move the hostb driver out of the i386 and amd64 PCI code (where it wasjhb2005-12-201-58/+0
* Modify the pci_cfgdisable() routine to bring it more in line withwpaul2005-10-251-2/+6
* MFi386: pci attribute allocation fixes.imp2005-09-181-1/+3
* MFi386: whitespace, copyright header, etc updatespeter2005-01-211-1/+0
* Begin all license/copyright comments with /*-imp2005-01-052-2/+2
* Add TUNABLE_LONG and TUNABLE_ULONG, and use the latter for thedes2004-10-311-4/+3
* Whitespace cleanupdes2004-10-311-5/+5
* MFi386: sync with latest updatespeter2004-10-111-3/+36
* Add missing <sys/module.h> instances which were shadowed by the nestedphk2004-06-031-0/+1
* MFi386: numerous interrupt and acpi updatespeter2004-05-161-1/+1
* Drastically clean up the legacy host-pci bridge table. We don't needpeter2004-03-131-208/+5
* MFi386: nuke pci_cfgintrpeter2004-03-131-22/+1
* MFi386: change an outb to a DELAY()peter2004-01-281-1/+1
* Various whitespace and cosmetic sync-up's with i386.peter2003-12-062-2/+3
* Initial landing of SMP support for FreeBSD/amd64.peter2003-11-171-1/+1
* GC unused child variablepeter2003-09-231-2/+1
* MFi386 pci_bus.c 1.102 legacyvar.h 1.4: rename nexus_pcib to legacy_pcibpeter2003-09-231-51/+53
* - Rename PCIx_HEADERTYPE* to PCIx_HDRTYPE* so the constants aren't so long.jhb2003-08-281-2/+10
* Prefer new location of pci include files (which have only been in theimp2003-08-221-3/+3
* Use __FBSDID().obrien2003-07-252-6/+6
* Commit MD parts of a loosely functional AMD64 port. This is based onpeter2003-05-012-558/+18
* Initiate de-orbit burn for USE_PCI_BIOS_FOR_READ_WRITE. This has beenpeter2003-02-182-147/+28
* Outdent the string rather than use concatenation.phk2002-12-231-2/+2
* MFp4:imp2002-11-141-1/+1
OpenPOWER on IntegriCloud