summaryrefslogtreecommitdiffstats
path: root/sys/amd64/include
Commit message (Expand)AuthorAgeFilesLines
...
* Move the mptable.h under x86/include/.attilio2010-11-091-146/+0
* Move <machine/apicreg.h> to <x86/apicreg.h>.jhb2010-11-011-445/+0
* Move the <machine/mca.h> header to <x86/mca.h>.jhb2010-11-011-56/+0
* [1] According to the x86 architectural specifications, no virtual-to-alc2010-10-271-0/+1
* Use intr_disable() and intr_restore() instead of frobbing the flags registerjhb2010-10-251-5/+5
* Display PCID capability of CPU and add CPUID define for it.kib2010-10-051-0/+1
* amd64: reduce VM_KMEM_SIZE_SCALE to 1 allowing kernel to use more memoryavg2010-09-171-1/+1
* Refactor timer management code with priority to one-shot operation mode.mav2010-09-131-2/+1
* Change the parameter passed to the inline assembly to u_shortrdivacky2010-09-031-23/+23
* Register an interrupt vector for DTrace return probes. There is somerpaulo2010-08-281-0/+1
* Add two DTrace trap type values. Used by fasttrap.rpaulo2010-08-241-0/+2
* Supply some useful information to the started image using ELF aux vectors.kib2010-08-171-2/+8
* Add a new ipi_cpu() function to the MI IPI API that can be used to send anjhb2010-08-061-2/+3
* Rearrange struct pcb. r177532 (CVS r1.64 of pcb.h) moved pcb_flags to makejkim2010-08-021-9/+9
* - Merge savectx2() with savectx() and struct xpcb with struct pcb. [1]jkim2010-08-021-22/+19
* Improve cputemp(4) driver wrt newer Intel processors, especiallydelphij2010-07-291-0/+1
* Mark the __curthread() functions as __pure2 and remove the volatile keywordjhb2010-07-291-2/+2
* The corrected error count field is dependent on CMCI, not TES.jhb2010-07-281-3/+3
* Very rough first cut at NUMA support for the physical page allocator. Forjhb2010-07-271-0/+7
* When compat32 binary asks for the value of hw.machine_arch, report thekib2010-07-221-0/+3
* Move functions declaration to MI code, following implementation.mav2010-07-151-5/+0
* Remove obsolete undef of COPY_SIGCODE. It appears to have not beenimp2010-07-131-6/+0
* For both i386 and amd64 pmap,kib2010-07-091-1/+1
* Fix style issues with the previous commit, namelyrpaulo2010-07-071-6/+6
* Introduce USD_{SET,GET}{BASE,LIMIT}. These help setting up the userrpaulo2010-07-061-0/+7
* Clear DF bit in eflags/rflags on the kernel entry. The i386 and amd64kib2010-06-231-1/+2
* Implement new event timers infrastructure. It provides unified APIs formav2010-06-201-7/+0
* Merge COUNT_XINVLTLB_HITS and COUNT_IPIS kernel options from i386 to amd64.mav2010-06-171-0/+8
* Restore the machine check register banks on resume. For banks beingjhb2010-06-151-0/+1
* Introduce the x86 kernel interfaces to allow kernel code to usekib2010-06-052-1/+28
* Add support for corrected machine check interrupts. CMCI is a new localjhb2010-05-245-8/+14
* - Implement MI helper functions, dividing one or two timer interrupts withmav2010-05-242-3/+1
* Reorganize syscall entry and leave handling.kib2010-05-231-0/+8
* Rename an argument from "exp" to "expect" since the former makes FlexeLintphk2010-05-201-7/+7
* Add constants for the optional EOI suppression support in local APICs andjhb2010-05-191-0/+3
* Add definitions for Intel AESNI CPUID bits and print the capabilitieskib2010-05-051-0/+2
* Switch to our preferred 2-clause BSD license.joel2010-05-052-30/+27
* On Alan's advice, rather than do a wholesale conversion on a singlekmacy2010-04-302-0/+6
* - Extract the IODEV_PIO interface from ia64 and make it MI.attilio2010-04-281-3/+18
* Style: use #define<TAB> instead of #define<SPACE>.kib2010-04-271-2/+2
* Move the constants specifying the size of struct kinfo_proc intokib2010-04-241-0/+3
* Handle a case when non-canonical address is loaded into the fsbase orkib2010-04-101-0/+4
* - Support for uncore counting events: one fixed PMC with the uncorefabient2010-04-021-1/+10
* Add a handler for the local APIC error interrupt. For now it just printsjhb2010-03-291-2/+3
* Cosmetic tweak to use a type suffix instead of a cast to force a constantjhb2010-03-291-1/+1
* Remove unneeded type specifiers from 64-bit constants. The compilerjhb2010-03-221-30/+30
* I am told by AMD that the machine check hardware on the instruction TLBalc2010-03-211-1/+0
* - Extend the machine check record structure to include several fields usefuljhb2010-03-162-0/+17
* Provide groundwork for 32-bit binary compatibility on non-x86 platforms,nwhitehorn2010-03-112-0/+10
* Implement AMD's recommended workaround for Erratum 383 on Family 10halc2010-03-092-0/+3
OpenPOWER on IntegriCloud