summaryrefslogtreecommitdiffstats
path: root/lib/libpmc/pmc.sandybridge.3
Commit message (Collapse)AuthorAgeFilesLines
* Update hwpmc to support the Xeon class of Ivybridge processors.sbruno2013-01-311-0/+2
| | | | | | | | | | | | | | case 0x3E: /* Per Intel document 325462-045US 01/2013. */ Add manpage to document all the goodness that is available in this processor model. No support for uncore events at this time. Submitted by: hiren panchasara <hiren.panchasara@gmail.com> Reviewed by: davide, jimharris, sbruno Obtained from: Yahoo! Inc. MFC after: 2 weeks
* Cleanup and rename some variables in libpmc and hwpmc.sbruno2012-10-241-1/+1
| | | | | | | Submitted by: hiren panchasara <hiren.panchasara@gmail.com> Reviewed by: jimharris@ sbruno@ Obtained from: Yahoo! Inc. MFC after: 2 weeks
* Update man page crossreferences to sandybridge xeon classsbruno2012-10-191-1/+2
| | | | MFC after: 2 weeks
* Add Intel Ivy Bridge support to hwpmc(9).fabient2012-09-061-44/+69
| | | | | | | | | | Update offcore RSP token for Sandy Bridge. Note: No uncore support. Will works on Family 6 Model 3a. MFC after: 1 month Tested by: bapt, grehan
* Add software PMC support.fabient2012-03-281-0/+1
| | | | | | | | | | | | | New kernel events can be added at various location for sampling or counting. This will for example allow easy system profiling whatever the processor is with known tools like pmcstat(8). Simultaneous usage of software PMC and hardware PMC is possible, for example looking at the lock acquire failure, page fault while sampling on instructions. Sponsored by: NETASQ MFC after: 1 month
* Kill EoL whitespaces, and minor lint.pluknet2012-03-021-279/+278
|
* - Add support for the Intel Sandy Bridge microarchitecture (both core and ↵davide2012-03-011-0/+932
uncore counting events) - New manpages with event lists. - Add MSRs for the Intel Sandy Bridge microarchitecture Reviewed by: attilio, brueffer, fabient Approved by: gnn (mentor) MFC after: 3 weeks
OpenPOWER on IntegriCloud