summaryrefslogtreecommitdiffstats
path: root/lib/libc/sparc64/fpu/fpu_explode.c
Commit message (Collapse)AuthorAgeFilesLines
* Avoid aliasing which leads to incorrect results when compiling with themarius2010-03-211-12/+11
| | | | | | | | default strict aliasing rules. PR: 144900 Submitted by: Peter Jeremy MFC after: 3 days
* FPU_DEBUG requires <stdio.h>.marius2010-03-201-0/+4
| | | | | | PR: 144900 Submitted by: Peter Jeremy MFC after: 3 days
* Use an intermediate pointer to avoid a strict aliasing warning.jb2007-11-231-1/+2
|
* Per Regents of the University of Calfornia letter, remove advertisingimp2007-01-091-4/+0
| | | | | | clause. # If I've done so improperly on a file, please let me know.
* Fix long (and long long) to long double, unsigned to long double and unsignedstefanf2005-05-271-2/+16
| | | | | | | | | | | | | | | long (and unsigned long long) to long double conversions. - Add a parameter that specifies the position of the sign bit to the _QP_TTOQ macro, previously it always looked at bit 31. Pass a negative number to disable sign inspection for unsigned types. This fixes _Qp_xtoq(), _Qp_uitoq() and _Qp_uxtoq(). - In the functions __fpu_itof() and __fpu_xtof(), look at the sign bit to decide whether we're doing a conversion from an unsigned type. If so, don't negate the mantissa if the integer exceeds the biggest signed number. PR: 55773 Patch by: Stephen Paskaluk (based upon) MFC after: 2 weeks
* Add a support macro to convert the 5-bit packed register field ofjake2002-05-111-10/+14
| | | | | | | | | | | | | | a floating point instruction into a 6-bit register number for double and quad arguments. Make use of the new INSFPdq_RN macro where apporpriate; this is required for correctly handling the "high" fp registers (>= %f32). Fix a number of bugs related to the handling of the high registers which were caused by using __fpu_[gs]etreg() where __fpu_[gs]etreg64() should be used (the former can only access the low, single-precision, registers). Submitted by: tmm
* Emulate ldq and stq (load/store long double) instructions. GCC has startedjake2002-04-271-1/+2
| | | | | | | | | using these to load long doubles, but they aren't implemented in hardware on (at least) UltraSPARC I and II machines. Emulate popc in the user trap handler as well. Re-arrange slightly to make support functions more accessible. Reviewed by: tmm
* Fix the style of the SCM ID's.obrien2002-03-221-3/+4
| | | | I believe have made all of libc .c's as consistent as possible.
* Remove 'register' keyword.obrien2002-03-211-17/+17
|
* Add userland floating point emulator code for sparc64. This is a porttmm2002-02-231-0/+304
of the (never committed) in-kernel version (with some optimizations and cleanups), which in turn was ported from NetBSD.
OpenPOWER on IntegriCloud