summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Respect MK_INET6_SUPPORT.yar2006-07-272-2/+10
* Fix cpp logic in arena_malloc() to adjust size when assertions are enabled,jasone2006-07-271-23/+19
* Fixing compilation bustage: net/if_bridgevar.h depends on net/bridgestp.h.avatar2006-07-272-0/+2
* Prepending an mbuf after loading a DMA map results in unexpectedyongari2006-07-271-31/+28
* Nuke invalid use of BUS_DMA_ALLOCNOW.yongari2006-07-271-1/+1
* Make sure to use the same DMA map in DMA map load/unload operationsyongari2006-07-271-5/+8
* Properly propagate overrun conditions to the TTY layer.marcel2006-07-271-0/+2
* bridgestp is now a seperate module.thompsa2006-07-262-1/+2
* Hook bridgestp up to the build.thompsa2006-07-261-0/+1
* Add bridgestp as a seperate module.thompsa2006-07-261-0/+8
* Remove stp variables that are already initialised in bstp_attach().thompsa2006-07-261-5/+0
* Add Memory Corp 512MB CF Flash.simon2006-07-261-0/+15
* Remove zs(4). It has been replaced by scc(4) & uart(4).marcel2006-07-261-2/+0
* Replace sio_iobus.c with uart_iobus.c.marcel2006-07-261-1/+1
* Turn this into an uart(4) bus attachment.marcel2006-07-261-40/+19
* Repocopy from: src/sys/powerpc/psim/sio_iobus.cmarcel2006-07-261-108/+0
* Remove call to soisdisconnected() in uipc_detach(), since it will alreadyrwatson2006-07-261-1/+0
* o Remove device zsmarcel2006-07-261-5/+1
* o Enable -Werrormarcel2006-07-261-3/+2
* On PowerPC the clock for the BRG comes from RTxC, not PCLK. Add amarcel2006-07-261-3/+10
* Implement UART_IOCTL_BAUD for the Z8530. This allows a serial consolemarcel2006-07-261-1/+7
* Implement uart_cpu_eqres() and uart_cpu_getdev(). This allowsmarcel2006-07-261-3/+56
* o Move the prototype of mem_valid() from ofw_machdep.h to md_var.h.marcel2006-07-265-2/+38
* Include needed clock.h.marcel2006-07-262-0/+2
* Forward declare struct trapframe.marcel2006-07-261-0/+2
* Remove stale comment about armimp2006-07-261-2/+0
* Add an entry for enigma(1)/crypt(1) change on 64-bit architectures.jkim2006-07-261-0/+7
* Add snd_emu10kx_loadache2006-07-261-0/+1
* Forced commit due to missing log on the last revision.thompsa2006-07-260-0/+0
* /tmp/cvsuusTrcthompsa2006-07-264-723/+953
* Remove variables that are overridden by ether_ifattach(). This clears up anythompsa2006-07-261-3/+0
* Make sure that the sc pointer gets initialized. No functional changedelphij2006-07-262-2/+2
* Respect MK_INET6_SUPPORT.yar2006-07-261-1/+5
* Fix build w/o INET6.yar2006-07-261-0/+2
* Back out rev. 1.63. It was a poor idea becauseyar2006-07-261-9/+15
* Increase the number of CPUs to 32 to suit sun4v.jb2006-07-261-1/+1
* Make it easier to find that we have test(1) built-in in sh(1).yar2006-07-261-4/+9
* add missing \n'ssam2006-07-261-2/+2
* check tim is present in the beacon before defer'ing the mcast buffer bit;sam2006-07-261-1/+2
* support for 802.11 packet injection via bpfsam2006-07-262-0/+243
* add support for 802.11 packet injection via bpfsam2006-07-268-1/+204
* Fix braino: The cl_range field should not hold the shifted I/Omarcel2006-07-262-3/+3
* set default beacon miss threshold to 10 beaconssam2006-07-261-0/+1
* add beacon miss threshold controlsam2006-07-262-1/+29
* add IEEE80211_IOC_BMISSTHRESHOLD for managing the beacon misssam2006-07-262-0/+11
* o move min/max beacon interval and dtim period to public locationsam2006-07-262-7/+24
* Use virtual_avail instead of freemempos as the starting point of the availablecognet2006-07-251-1/+1
* Rev. 1.44 of this file didn't introduce a right solution,yar2006-07-251-0/+7
* Fix 32-bit integer math on 64-bit processor. Just use int32_t(!) insteadjkim2006-07-251-10/+3
* MFC noted: minidumps.bmah2006-07-252-2/+2
OpenPOWER on IntegriCloud