diff options
Diffstat (limited to 'usr.bin/clang/lli/lli.1')
| -rw-r--r-- | usr.bin/clang/lli/lli.1 | 191 |
1 files changed, 73 insertions, 118 deletions
diff --git a/usr.bin/clang/lli/lli.1 b/usr.bin/clang/lli/lli.1 index 9d571e9..7b805f7 100644 --- a/usr.bin/clang/lli/lli.1 +++ b/usr.bin/clang/lli/lli.1 @@ -1,7 +1,7 @@ .\" $FreeBSD$ .\" Man page generated from reStructuredText. . -.TH "LLI" "1" "2015-05-30" "3.7" "LLVM" +.TH "LLI" "1" "2016-03-03" "3.8" "LLVM" .SH NAME lli \- directly execute programs from LLVM bitcode . @@ -37,10 +37,14 @@ level margin: \\n[rst2man-indent\\n[rst2man-indent-level]] .SH DESCRIPTION .sp \fBlli\fP directly executes programs in LLVM bitcode format. It takes a program -in LLVM bitcode format and executes it using a just\-in\-time compiler, if one is -available for the current architecture, or an interpreter. \fBlli\fP takes all of -the same code generator options as llc|llc, but they are only effective when -\fBlli\fP is using the just\-in\-time compiler. +in LLVM bitcode format and executes it using a just\-in\-time compiler or an +interpreter. +.sp +\fBlli\fP is \fInot\fP an emulator. It will not execute IR of different architectures +and it can only interpret (or JIT\-compile) for the host architecture. +.sp +The JIT compiler takes the same arguments as other tools, like \fBllc\fP, +but they don\(aqt necessarily work for the interpreter. .sp If \fIfilename\fP is not specified, then \fBlli\fP reads the LLVM bitcode for the program from standard input. @@ -48,144 +52,111 @@ program from standard input. The optional \fIargs\fP specified on the command line are passed to the program as arguments. .SH GENERAL OPTIONS -.sp -\fB\-fake\-argv0\fP=\fIexecutable\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-fake\-argv0=executable Override the \fBargv[0]\fP value passed into the executing program. .UNINDENT -.UNINDENT -.sp -\fB\-force\-interpreter\fP=\fI{false,true}\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-force\-interpreter={false,true} If set to true, use the interpreter even if a just\-in\-time compiler is available for this architecture. Defaults to false. .UNINDENT -.UNINDENT -.sp -\fB\-help\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-help Print a summary of command line options. .UNINDENT -.UNINDENT -.sp -\fB\-load\fP=\fIpluginfilename\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-load=pluginfilename Causes \fBlli\fP to load the plugin (shared object) named \fIpluginfilename\fP and use it for optimization. .UNINDENT -.UNINDENT -.sp -\fB\-stats\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-stats Print statistics from the code\-generation passes. This is only meaningful for the just\-in\-time compiler, at present. .UNINDENT -.UNINDENT -.sp -\fB\-time\-passes\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-time\-passes Record the amount of time needed for each code\-generation pass and print it to standard error. .UNINDENT -.UNINDENT -.sp -\fB\-version\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-version Print out the version of \fBlli\fP and exit without doing anything else. .UNINDENT -.UNINDENT .SH TARGET OPTIONS -.sp -\fB\-mtriple\fP=\fItarget triple\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-mtriple=target triple Override the target triple specified in the input bitcode file with the specified string. This may result in a crash if you pick an architecture which is not compatible with the current system. .UNINDENT -.UNINDENT -.sp -\fB\-march\fP=\fIarch\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-march=arch Specify the architecture for which to generate assembly, overriding the target encoded in the bitcode file. See the output of \fBllc \-help\fP for a list of valid architectures. By default this is inferred from the target triple or autodetected to the current architecture. .UNINDENT -.UNINDENT -.sp -\fB\-mcpu\fP=\fIcpuname\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-mcpu=cpuname Specify a specific chip in the current architecture to generate code for. By default this is inferred from the target triple and autodetected to the current architecture. For a list of available CPUs, use: \fBllvm\-as < /dev/null | llc \-march=xyz \-mcpu=help\fP .UNINDENT -.UNINDENT -.sp -\fB\-mattr\fP=\fIa1,+a2,\-a3,...\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-mattr=a1,+a2,\-a3,... Override or control specific attributes of the target, such as whether SIMD operations are enabled or not. The default set of attributes is set by the current CPU. For a list of available attributes, use: \fBllvm\-as < /dev/null | llc \-march=xyz \-mattr=help\fP .UNINDENT -.UNINDENT .SH FLOATING POINT OPTIONS -.sp -\fB\-disable\-excess\-fp\-precision\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-disable\-excess\-fp\-precision Disable optimizations that may increase floating point precision. .UNINDENT -.UNINDENT -.sp -\fB\-enable\-no\-infs\-fp\-math\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-enable\-no\-infs\-fp\-math Enable optimizations that assume no Inf values. .UNINDENT -.UNINDENT -.sp -\fB\-enable\-no\-nans\-fp\-math\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-enable\-no\-nans\-fp\-math Enable optimizations that assume no NAN values. .UNINDENT -.UNINDENT -.sp -\fB\-enable\-unsafe\-fp\-math\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-enable\-unsafe\-fp\-math Causes \fBlli\fP to enable optimizations that may decrease floating point precision. .UNINDENT -.UNINDENT -.sp -\fB\-soft\-float\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-soft\-float Causes \fBlli\fP to generate software floating point library calls instead of equivalent hardware instructions. .UNINDENT -.UNINDENT .SH CODE GENERATION OPTIONS -.sp -\fB\-code\-model\fP=\fImodel\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-code\-model=model Choose the code model from: -.INDENT 0.0 +.INDENT 7.0 .INDENT 3.5 .sp .nf @@ -200,43 +171,36 @@ large: Large code model .UNINDENT .UNINDENT .UNINDENT -.UNINDENT -.sp -\fB\-disable\-post\-RA\-scheduler\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-disable\-post\-RA\-scheduler Disable scheduling after register allocation. .UNINDENT -.UNINDENT -.sp -\fB\-disable\-spill\-fusing\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-disable\-spill\-fusing Disable fusing of spill code into instructions. .UNINDENT -.UNINDENT -.sp -\fB\-jit\-enable\-eh\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-jit\-enable\-eh Exception handling should be enabled in the just\-in\-time compiler. .UNINDENT -.UNINDENT -.sp -\fB\-join\-liveintervals\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-join\-liveintervals Coalesce copies (default=true). .UNINDENT +.INDENT 0.0 +.TP +.B \-nozero\-initialized\-in\-bss +Don\(aqt place zero\-initialized symbols into the BSS section. .UNINDENT -.sp -\fB\-nozero\-initialized\-in\-bss\fP Don\(aqt place zero\-initialized symbols into the BSS section. -.sp -\fB\-pre\-RA\-sched\fP=\fIscheduler\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-pre\-RA\-sched=scheduler Instruction schedulers available (before register allocation): -.INDENT 0.0 +.INDENT 7.0 .INDENT 3.5 .sp .nf @@ -253,13 +217,11 @@ Instruction schedulers available (before register allocation): .UNINDENT .UNINDENT .UNINDENT -.UNINDENT -.sp -\fB\-regalloc\fP=\fIallocator\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-regalloc=allocator Register allocator to use (default=linearscan) -.INDENT 0.0 +.INDENT 7.0 .INDENT 3.5 .sp .nf @@ -272,13 +234,11 @@ Register allocator to use (default=linearscan) .UNINDENT .UNINDENT .UNINDENT -.UNINDENT -.sp -\fB\-relocation\-model\fP=\fImodel\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-relocation\-model=model Choose relocation model from: -.INDENT 0.0 +.INDENT 7.0 .INDENT 3.5 .sp .nf @@ -291,13 +251,11 @@ Choose relocation model from: .UNINDENT .UNINDENT .UNINDENT -.UNINDENT -.sp -\fB\-spiller\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-spiller Spiller to use (default=local) -.INDENT 0.0 +.INDENT 7.0 .INDENT 3.5 .sp .nf @@ -309,13 +267,11 @@ Spiller to use (default=local) .UNINDENT .UNINDENT .UNINDENT -.UNINDENT -.sp -\fB\-x86\-asm\-syntax\fP=\fIsyntax\fP .INDENT 0.0 -.INDENT 3.5 +.TP +.B \-x86\-asm\-syntax=syntax Choose style of code to emit from X86 backend: -.INDENT 0.0 +.INDENT 7.0 .INDENT 3.5 .sp .nf @@ -327,17 +283,16 @@ Choose style of code to emit from X86 backend: .UNINDENT .UNINDENT .UNINDENT -.UNINDENT .SH EXIT STATUS .sp If \fBlli\fP fails to load the program, it will exit with an exit code of 1. Otherwise, it will return the exit code of the program it executes. .SH SEE ALSO .sp -llc|llc +\fBllc\fP .SH AUTHOR Maintained by The LLVM Team (http://llvm.org/). .SH COPYRIGHT -2003-2014, LLVM Project +2003-2016, LLVM Project .\" Generated by docutils manpage writer. . |
