summaryrefslogtreecommitdiffstats
path: root/test/CodeGen/SystemZ/xor-05.ll
diff options
context:
space:
mode:
Diffstat (limited to 'test/CodeGen/SystemZ/xor-05.ll')
-rw-r--r--test/CodeGen/SystemZ/xor-05.ll165
1 files changed, 165 insertions, 0 deletions
diff --git a/test/CodeGen/SystemZ/xor-05.ll b/test/CodeGen/SystemZ/xor-05.ll
new file mode 100644
index 0000000..9ef0d20
--- /dev/null
+++ b/test/CodeGen/SystemZ/xor-05.ll
@@ -0,0 +1,165 @@
+; Test XORs of a constant into a byte of memory.
+;
+; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
+
+; Check the lowest useful constant, expressed as a signed integer.
+define void @f1(i8 *%ptr) {
+; CHECK: f1:
+; CHECK: xi 0(%r2), 1
+; CHECK: br %r14
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, -255
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the highest useful constant, expressed as a signed integer.
+define void @f2(i8 *%ptr) {
+; CHECK: f2:
+; CHECK: xi 0(%r2), 254
+; CHECK: br %r14
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, -2
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the lowest useful constant, expressed as an unsigned integer.
+define void @f3(i8 *%ptr) {
+; CHECK: f3:
+; CHECK: xi 0(%r2), 1
+; CHECK: br %r14
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 1
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the highest useful constant, expressed as a unsigned integer.
+define void @f4(i8 *%ptr) {
+; CHECK: f4:
+; CHECK: xi 0(%r2), 254
+; CHECK: br %r14
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 254
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the high end of the XI range.
+define void @f5(i8 *%src) {
+; CHECK: f5:
+; CHECK: xi 4095(%r2), 127
+; CHECK: br %r14
+ %ptr = getelementptr i8 *%src, i64 4095
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 127
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the next byte up, which should use XIY instead of XI.
+define void @f6(i8 *%src) {
+; CHECK: f6:
+; CHECK: xiy 4096(%r2), 127
+; CHECK: br %r14
+ %ptr = getelementptr i8 *%src, i64 4096
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 127
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the high end of the XIY range.
+define void @f7(i8 *%src) {
+; CHECK: f7:
+; CHECK: xiy 524287(%r2), 127
+; CHECK: br %r14
+ %ptr = getelementptr i8 *%src, i64 524287
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 127
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the next byte up, which needs separate address logic.
+; Other sequences besides this one would be OK.
+define void @f8(i8 *%src) {
+; CHECK: f8:
+; CHECK: agfi %r2, 524288
+; CHECK: xi 0(%r2), 127
+; CHECK: br %r14
+ %ptr = getelementptr i8 *%src, i64 524288
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 127
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the high end of the negative XIY range.
+define void @f9(i8 *%src) {
+; CHECK: f9:
+; CHECK: xiy -1(%r2), 127
+; CHECK: br %r14
+ %ptr = getelementptr i8 *%src, i64 -1
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 127
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the low end of the XIY range.
+define void @f10(i8 *%src) {
+; CHECK: f10:
+; CHECK: xiy -524288(%r2), 127
+; CHECK: br %r14
+ %ptr = getelementptr i8 *%src, i64 -524288
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 127
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check the next byte down, which needs separate address logic.
+; Other sequences besides this one would be OK.
+define void @f11(i8 *%src) {
+; CHECK: f11:
+; CHECK: agfi %r2, -524289
+; CHECK: xi 0(%r2), 127
+; CHECK: br %r14
+ %ptr = getelementptr i8 *%src, i64 -524289
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 127
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check that XI does not allow an index
+define void @f12(i64 %src, i64 %index) {
+; CHECK: f12:
+; CHECK: agr %r2, %r3
+; CHECK: xi 4095(%r2), 127
+; CHECK: br %r14
+ %add1 = add i64 %src, %index
+ %add2 = add i64 %add1, 4095
+ %ptr = inttoptr i64 %add2 to i8 *
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 127
+ store i8 %xor, i8 *%ptr
+ ret void
+}
+
+; Check that XIY does not allow an index
+define void @f13(i64 %src, i64 %index) {
+; CHECK: f13:
+; CHECK: agr %r2, %r3
+; CHECK: xiy 4096(%r2), 127
+; CHECK: br %r14
+ %add1 = add i64 %src, %index
+ %add2 = add i64 %add1, 4096
+ %ptr = inttoptr i64 %add2 to i8 *
+ %val = load i8 *%ptr
+ %xor = xor i8 %val, 127
+ store i8 %xor, i8 *%ptr
+ ret void
+}
OpenPOWER on IntegriCloud