summaryrefslogtreecommitdiffstats
path: root/sys/powerpc/powermac/platform_powermac.c
diff options
context:
space:
mode:
Diffstat (limited to 'sys/powerpc/powermac/platform_powermac.c')
-rw-r--r--sys/powerpc/powermac/platform_powermac.c119
1 files changed, 13 insertions, 106 deletions
diff --git a/sys/powerpc/powermac/platform_powermac.c b/sys/powerpc/powermac/platform_powermac.c
index 82420dc..ce73622 100644
--- a/sys/powerpc/powermac/platform_powermac.c
+++ b/sys/powerpc/powermac/platform_powermac.c
@@ -38,11 +38,14 @@ __FBSDID("$FreeBSD$");
#include <vm/vm.h>
#include <vm/pmap.h>
+#include <machine/altivec.h> /* For save_vec() */
#include <machine/bus.h>
#include <machine/cpu.h>
+#include <machine/fpu.h> /* For save_fpu() */
#include <machine/hid.h>
#include <machine/platformvar.h>
#include <machine/pmap.h>
+#include <machine/setjmp.h>
#include <machine/smp.h>
#include <machine/spr.h>
@@ -51,9 +54,7 @@ __FBSDID("$FreeBSD$");
#include "platform_if.h"
-#ifdef SMP
extern void *ap_pcpu;
-#endif
static int powermac_probe(platform_t);
static int powermac_attach(platform_t);
@@ -65,6 +66,7 @@ static int powermac_smp_next_cpu(platform_t, struct cpuref *cpuref);
static int powermac_smp_get_bsp(platform_t, struct cpuref *cpuref);
static int powermac_smp_start_cpu(platform_t, struct pcpu *cpu);
static void powermac_reset(platform_t);
+static void powermac_sleep(platform_t);
static platform_method_t powermac_methods[] = {
PLATFORMMETHOD(platform_probe, powermac_probe),
@@ -78,6 +80,7 @@ static platform_method_t powermac_methods[] = {
PLATFORMMETHOD(platform_smp_start_cpu, powermac_smp_start_cpu),
PLATFORMMETHOD(platform_reset, powermac_reset),
+ PLATFORMMETHOD(platform_sleep, powermac_sleep),
PLATFORMMETHOD_END
};
@@ -326,113 +329,17 @@ powermac_smp_start_cpu(platform_t plat, struct pcpu *pc)
#endif
}
-/* From p3-53 of the MPC7450 RISC Microprocessor Family Reference Manual */
-void
-flush_disable_caches(void)
-{
- register_t msr;
- register_t msscr0;
- register_t cache_reg;
- volatile uint32_t *memp;
- uint32_t temp;
- int i;
- int x;
-
- msr = mfmsr();
- powerpc_sync();
- mtmsr(msr & ~(PSL_EE | PSL_DR));
- msscr0 = mfspr(SPR_MSSCR0);
- msscr0 &= ~MSSCR0_L2PFE;
- mtspr(SPR_MSSCR0, msscr0);
- powerpc_sync();
- isync();
- __asm__ __volatile__("dssall; sync");
- powerpc_sync();
- isync();
- __asm__ __volatile__("dcbf 0,%0" :: "r"(0));
- __asm__ __volatile__("dcbf 0,%0" :: "r"(0));
- __asm__ __volatile__("dcbf 0,%0" :: "r"(0));
-
- /* Lock the L1 Data cache. */
- mtspr(SPR_LDSTCR, mfspr(SPR_LDSTCR) | 0xFF);
- powerpc_sync();
- isync();
-
- mtspr(SPR_LDSTCR, 0);
-
- /*
- * Perform this in two stages: Flush the cache starting in RAM, then do it
- * from ROM.
- */
- memp = (volatile uint32_t *)0x00000000;
- for (i = 0; i < 128 * 1024; i++) {
- temp = *memp;
- __asm__ __volatile__("dcbf 0,%0" :: "r"(memp));
- memp += 32/sizeof(*memp);
- }
-
- memp = (volatile uint32_t *)0xfff00000;
- x = 0xfe;
-
- for (; x != 0xff;) {
- mtspr(SPR_LDSTCR, x);
- for (i = 0; i < 128; i++) {
- temp = *memp;
- __asm__ __volatile__("dcbf 0,%0" :: "r"(memp));
- memp += 32/sizeof(*memp);
- }
- x = ((x << 1) | 1) & 0xff;
- }
- mtspr(SPR_LDSTCR, 0);
-
- cache_reg = mfspr(SPR_L2CR);
- if (cache_reg & L2CR_L2E) {
- cache_reg &= ~(L2CR_L2IO_7450 | L2CR_L2DO_7450);
- mtspr(SPR_L2CR, cache_reg);
- powerpc_sync();
- mtspr(SPR_L2CR, cache_reg | L2CR_L2HWF);
- while (mfspr(SPR_L2CR) & L2CR_L2HWF)
- ; /* Busy wait for cache to flush */
- powerpc_sync();
- cache_reg &= ~L2CR_L2E;
- mtspr(SPR_L2CR, cache_reg);
- powerpc_sync();
- mtspr(SPR_L2CR, cache_reg | L2CR_L2I);
- powerpc_sync();
- while (mfspr(SPR_L2CR) & L2CR_L2I)
- ; /* Busy wait for L2 cache invalidate */
- powerpc_sync();
- }
-
- cache_reg = mfspr(SPR_L3CR);
- if (cache_reg & L3CR_L3E) {
- cache_reg &= ~(L3CR_L3IO | L3CR_L3DO);
- mtspr(SPR_L3CR, cache_reg);
- powerpc_sync();
- mtspr(SPR_L3CR, cache_reg | L3CR_L3HWF);
- while (mfspr(SPR_L3CR) & L3CR_L3HWF)
- ; /* Busy wait for cache to flush */
- powerpc_sync();
- cache_reg &= ~L3CR_L3E;
- mtspr(SPR_L3CR, cache_reg);
- powerpc_sync();
- mtspr(SPR_L3CR, cache_reg | L3CR_L3I);
- powerpc_sync();
- while (mfspr(SPR_L3CR) & L3CR_L3I)
- ; /* Busy wait for L3 cache invalidate */
- powerpc_sync();
- }
-
- mtspr(SPR_HID0, mfspr(SPR_HID0) & ~HID0_DCE);
- powerpc_sync();
- isync();
-
- mtmsr(msr);
-}
-
static void
powermac_reset(platform_t platform)
{
OF_reboot();
}
+void
+powermac_sleep(platform_t platform)
+{
+
+ *(unsigned long *)0x80 = 0x100;
+ cpu_sleep();
+}
+
OpenPOWER on IntegriCloud