summaryrefslogtreecommitdiffstats
path: root/sys/dev/ppbus/ppb_base.c
diff options
context:
space:
mode:
Diffstat (limited to 'sys/dev/ppbus/ppb_base.c')
-rw-r--r--sys/dev/ppbus/ppb_base.c210
1 files changed, 210 insertions, 0 deletions
diff --git a/sys/dev/ppbus/ppb_base.c b/sys/dev/ppbus/ppb_base.c
new file mode 100644
index 0000000..99d2446
--- /dev/null
+++ b/sys/dev/ppbus/ppb_base.c
@@ -0,0 +1,210 @@
+/*-
+ * Copyright (c) 1997 Nicolas Souchu
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ * $Id$
+ *
+ */
+#include <sys/param.h>
+#include <sys/systm.h>
+#include <sys/errno.h>
+#include <sys/conf.h>
+#include <sys/proc.h>
+#include <sys/buf.h>
+#include <sys/kernel.h>
+#include <sys/malloc.h>
+#include <sys/uio.h>
+#include <sys/syslog.h>
+
+#include <machine/clock.h>
+#include <machine/lpt.h>
+
+#include <vm/vm.h>
+#include <vm/vm_param.h>
+#include <vm/pmap.h>
+
+#include <i386/isa/isa.h>
+#include <i386/isa/isa_device.h>
+
+#include <dev/ppbus/ppbconf.h>
+
+/*
+ * ppb_intr()
+ *
+ * Function called by ppcintr() when an intr occurs.
+ */
+void
+ppb_intr(struct ppb_link *pl)
+{
+ struct ppb_data *ppb = pl->ppbus;
+
+ /*
+ * Call chipset dependent code.
+ * Should be filled at chipset initialisation if needed.
+ */
+ if (pl->adapter->intr_handler)
+ (*pl->adapter->intr_handler)(pl->adapter_unit);
+
+ /*
+ * Call upper handler iff the bus is owned by a device and
+ * this device has specified an interrupt handler.
+ */
+ if (ppb->ppb_owner && ppb->ppb_owner->intr)
+ (*ppb->ppb_owner->intr)(ppb->ppb_owner->id_unit);
+
+ return;
+}
+
+/*
+ * ppb_poll_device()
+ *
+ * Polls the device
+ *
+ * max is a delay in 10-milliseconds
+ */
+int
+ppb_poll_device(struct ppb_device *dev, int max,
+ char mask, char status, int how)
+{
+ int i, error;
+
+ for (i = 0; i < max; i++) {
+ if ((ppb_rstr(dev) & mask) == status)
+ return (0);
+
+ switch (how) {
+ case PPB_NOINTR:
+ /* wait 10 ms */
+ if ((error = tsleep((caddr_t)dev, PPBPRI,
+ "ppbpoll", hz/100)))
+ return (error);
+ break;
+
+ case PPB_INTR:
+ default:
+ /* wait 10 ms */
+ if ((error = tsleep((caddr_t)dev, PPBPRI | PCATCH,
+ "ppbpoll", hz/100)))
+ return (error);
+ break;
+ }
+ }
+
+ return (EWOULDBLOCK);
+}
+
+/*
+ * ppb_reset_epp_timeout()
+ *
+ * Reset the EPP timeout bit in the status register.
+ */
+int
+ppb_reset_epp_timeout(struct ppb_device *dev)
+{
+ struct ppb_data *ppb = dev->ppb;
+
+ if (ppb->ppb_owner != dev)
+ return (EACCES);
+
+ (*ppb->ppb_link->adapter->reset_epp_timeout)(dev->id_unit);
+
+ return (0);
+}
+
+/*
+ * ppb_ecp_sync()
+ *
+ * Wait for the ECP FIFO to be empty.
+ */
+int
+ppb_ecp_sync(struct ppb_device *dev)
+{
+ struct ppb_data *ppb = dev->ppb;
+
+ if (ppb->ppb_owner != dev)
+ return (EACCES);
+
+ (*ppb->ppb_link->adapter->ecp_sync)(dev->id_unit);
+
+ return (0);
+}
+
+/*
+ * ppb_get_mode()
+ *
+ * Read the mode (SPP, EPP...) of the chipset.
+ */
+int
+ppb_get_mode(struct ppb_device *dev)
+{
+ return (dev->ppb->ppb_link->mode);
+}
+
+/*
+ * ppb_get_epp_protocol()
+ *
+ * Read the EPP protocol (1.9 or 1.7).
+ */
+int
+ppb_get_epp_protocol(struct ppb_device *dev)
+{
+ return (dev->ppb->ppb_link->epp_protocol);
+}
+
+/*
+ * ppb_get_irq()
+ *
+ * Return the irq, 0 if none.
+ */
+int
+ppb_get_irq(struct ppb_device *dev)
+{
+ return (dev->ppb->ppb_link->id_irq);
+}
+
+/*
+ * ppb_get_status()
+ *
+ * Read the status register and update the status info.
+ */
+int
+ppb_get_status(struct ppb_device *dev, struct ppb_status *status)
+{
+ struct ppb_data *ppb = dev->ppb;
+ register char r;
+
+ if (ppb->ppb_owner != dev)
+ return (EACCES);
+
+ r = status->status = ppb_rstr(dev);
+
+ status->timeout = r & TIMEOUT;
+ status->error = !(r & nFAULT);
+ status->select = r & SELECT;
+ status->paper_end = r & ERROR;
+ status->ack = !(r & nACK);
+ status->busy = !(r & nBUSY);
+
+ return (0);
+}
OpenPOWER on IntegriCloud