summaryrefslogtreecommitdiffstats
path: root/sys/dev/ath/if_ath_pci.c
diff options
context:
space:
mode:
Diffstat (limited to 'sys/dev/ath/if_ath_pci.c')
-rw-r--r--sys/dev/ath/if_ath_pci.c296
1 files changed, 296 insertions, 0 deletions
diff --git a/sys/dev/ath/if_ath_pci.c b/sys/dev/ath/if_ath_pci.c
new file mode 100644
index 0000000..db69cda
--- /dev/null
+++ b/sys/dev/ath/if_ath_pci.c
@@ -0,0 +1,296 @@
+/*-
+ * Copyright (c) 2002, 2003 Sam Leffler, Errno Consulting
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer,
+ * without modification.
+ * 2. Redistributions in binary form must reproduce at minimum a disclaimer
+ * similar to the "NO WARRANTY" disclaimer below ("Disclaimer") and any
+ * redistribution must be conditioned upon including a substantially
+ * similar Disclaimer requirement for further binary redistribution.
+ * 3. Neither the names of the above-listed copyright holders nor the names
+ * of any contributors may be used to endorse or promote products derived
+ * from this software without specific prior written permission.
+ *
+ * Alternatively, this software may be distributed under the terms of the
+ * GNU General Public License ("GPL") version 2 as published by the Free
+ * Software Foundation.
+ *
+ * NO WARRANTY
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ * LIMITED TO, THE IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTIBILITY
+ * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL
+ * THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY,
+ * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
+ * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
+ * THE POSSIBILITY OF SUCH DAMAGES.
+ */
+
+#include <sys/cdefs.h>
+__FBSDID("$FreeBSD$");
+
+/*
+ * PCI/Cardbus front-end for the Atheros Wireless LAN controller driver.
+ */
+
+#include "opt_inet.h"
+
+#include <sys/param.h>
+#include <sys/systm.h>
+#include <sys/mbuf.h>
+#include <sys/malloc.h>
+#include <sys/module.h>
+#include <sys/kernel.h>
+#include <sys/lock.h>
+#include <sys/mutex.h>
+#include <sys/socket.h>
+#include <sys/sockio.h>
+#include <sys/errno.h>
+
+#include <machine/bus.h>
+#include <machine/resource.h>
+#include <sys/bus.h>
+#include <sys/rman.h>
+
+#include <net/if.h>
+#include <net/if_dl.h>
+#include <net/if_media.h>
+#include <net/ethernet.h>
+#include <net/if_llc.h>
+#include <net/if_arp.h>
+
+#include <net80211/ieee80211.h>
+#include <net80211/ieee80211_crypto.h>
+#include <net80211/ieee80211_node.h>
+#include <net80211/ieee80211_proto.h>
+#include <net80211/ieee80211_var.h>
+
+#ifdef INET
+#include <netinet/in.h>
+#include <netinet/if_ether.h>
+#endif
+
+#include <dev/ath/if_athvar.h>
+#include <contrib/dev/ath/ah.h>
+
+#include <dev/pci/pcivar.h>
+#include <dev/pci/pcireg.h>
+
+/*
+ * PCI glue.
+ */
+
+struct ath_pci_softc {
+ struct ath_softc sc_sc;
+ struct resource *sc_sr; /* memory resource */
+ struct resource *sc_irq; /* irq resource */
+ void *sc_ih; /* intererupt handler */
+ u_int8_t sc_saved_intline;
+ u_int8_t sc_saved_cachelinesz;
+ u_int8_t sc_saved_lattimer;
+};
+
+#define BS_BAR 0x10
+
+static int
+ath_pci_probe(device_t dev)
+{
+ const char* devname;
+
+ devname = ath_hal_probe(pci_get_vendor(dev), pci_get_device(dev));
+ if (devname) {
+ device_set_desc(dev, devname);
+ return 0;
+ }
+ return ENXIO;
+}
+
+static int
+ath_pci_attach(device_t dev)
+{
+ struct ath_pci_softc *psc = device_get_softc(dev);
+ struct ath_softc *sc = &psc->sc_sc;
+ u_int32_t cmd;
+ int error = ENXIO;
+ int rid;
+
+ bzero(psc, sizeof (*psc));
+ sc->sc_dev = dev;
+
+ cmd = pci_read_config(dev, PCIR_COMMAND, 4);
+ cmd |= PCIM_CMD_MEMEN | PCIM_CMD_BUSMASTEREN;
+ pci_write_config(dev, PCIR_COMMAND, cmd, 4);
+ cmd = pci_read_config(dev, PCIR_COMMAND, 4);
+
+ if ((cmd & PCIM_CMD_MEMEN) == 0) {
+ device_printf(dev, "failed to enable memory mapping\n");
+ goto bad;
+ }
+
+ if ((cmd & PCIM_CMD_BUSMASTEREN) == 0) {
+ device_printf(dev, "failed to enable bus mastering\n");
+ goto bad;
+ }
+
+ /*
+ * Setup memory-mapping of PCI registers.
+ */
+ rid = BS_BAR;
+ psc->sc_sr = bus_alloc_resource(dev, SYS_RES_MEMORY, &rid,
+ 0, ~0, 1, RF_ACTIVE);
+ if (psc->sc_sr == NULL) {
+ device_printf(dev, "cannot map register space\n");
+ goto bad;
+ }
+ sc->sc_st = rman_get_bustag(psc->sc_sr);
+ sc->sc_sh = rman_get_bushandle(psc->sc_sr);
+
+ /*
+ * Arrange interrupt line.
+ */
+ rid = 0;
+ psc->sc_irq = bus_alloc_resource(dev, SYS_RES_IRQ, &rid,
+ 0, ~0, 1, RF_SHAREABLE|RF_ACTIVE);
+ if (psc->sc_irq == NULL) {
+ device_printf(dev, "could not map interrupt\n");
+ goto bad1;
+ }
+ if (bus_setup_intr(dev, psc->sc_irq,
+ INTR_TYPE_NET | INTR_MPSAFE,
+ ath_intr, sc, &psc->sc_ih)) {
+ device_printf(dev, "could not establish interrupt\n");
+ goto bad2;
+ }
+
+ /*
+ * Setup DMA descriptor area.
+ */
+ if (bus_dma_tag_create(NULL, /* parent */
+ 1, 0, /* alignment, bounds */
+ BUS_SPACE_MAXADDR_32BIT, /* lowaddr */
+ BUS_SPACE_MAXADDR, /* highaddr */
+ NULL, NULL, /* filter, filterarg */
+ 0x3ffff, /* maxsize XXX */
+ ATH_MAX_SCATTER, /* nsegments */
+ 0xffff, /* maxsegsize XXX */
+ BUS_DMA_ALLOCNOW, /* flags */
+ &sc->sc_dmat)) {
+ device_printf(dev, "cannot allocate DMA tag\n");
+ goto bad3;
+ }
+
+ mtx_init(&sc->sc_mtx, device_get_nameunit(dev),
+ MTX_NETWORK_LOCK, MTX_DEF | MTX_RECURSE);
+
+ error = ath_attach(pci_get_device(dev), sc);
+ if (error == 0)
+ return error;
+
+ mtx_destroy(&sc->sc_mtx);
+ bus_dma_tag_destroy(sc->sc_dmat);
+bad3:
+ bus_teardown_intr(dev, psc->sc_irq, psc->sc_ih);
+bad2:
+ bus_release_resource(dev, SYS_RES_IRQ, 0, psc->sc_irq);
+bad1:
+ bus_release_resource(dev, SYS_RES_MEMORY, BS_BAR, psc->sc_sr);
+bad:
+ return (error);
+}
+
+static int
+ath_pci_detach(device_t dev)
+{
+ struct ath_pci_softc *psc = device_get_softc(dev);
+ struct ath_softc *sc = &psc->sc_sc;
+
+ /* check if device was removed */
+ sc->sc_invalid = !bus_child_present(dev);
+
+ ath_detach(sc);
+
+ bus_generic_detach(dev);
+ bus_teardown_intr(dev, psc->sc_irq, psc->sc_ih);
+ bus_release_resource(dev, SYS_RES_IRQ, 0, psc->sc_irq);
+
+ bus_dma_tag_destroy(sc->sc_dmat);
+ bus_release_resource(dev, SYS_RES_MEMORY, BS_BAR, psc->sc_sr);
+
+ mtx_destroy(&sc->sc_mtx);
+
+ return (0);
+}
+
+static int
+ath_pci_shutdown(device_t dev)
+{
+ struct ath_pci_softc *psc = device_get_softc(dev);
+
+ ath_shutdown(&psc->sc_sc);
+ return (0);
+}
+
+static int
+ath_pci_suspend(device_t dev)
+{
+ struct ath_pci_softc *psc = device_get_softc(dev);
+
+ ath_suspend(&psc->sc_sc);
+
+ psc->sc_saved_intline = pci_read_config(dev, PCIR_INTLINE, 1);
+ psc->sc_saved_cachelinesz= pci_read_config(dev, PCIR_CACHELNSZ, 1);
+ psc->sc_saved_lattimer = pci_read_config(dev, PCIR_LATTIMER, 1);
+
+ return (0);
+}
+
+static int
+ath_pci_resume(device_t dev)
+{
+ struct ath_pci_softc *psc = device_get_softc(dev);
+ u_int16_t cmd;
+
+ pci_write_config(dev, PCIR_INTLINE, psc->sc_saved_intline, 1);
+ pci_write_config(dev, PCIR_CACHELNSZ, psc->sc_saved_cachelinesz, 1);
+ pci_write_config(dev, PCIR_LATTIMER, psc->sc_saved_lattimer, 1);
+
+ /* re-enable mem-map and busmastering */
+ cmd = pci_read_config(dev, PCIR_COMMAND, 2);
+ cmd |= PCIM_CMD_MEMEN | PCIM_CMD_BUSMASTEREN;
+ pci_write_config(dev, PCIR_COMMAND, cmd, 2);
+
+ ath_resume(&psc->sc_sc);
+
+ return (0);
+}
+
+static device_method_t ath_pci_methods[] = {
+ /* Device interface */
+ DEVMETHOD(device_probe, ath_pci_probe),
+ DEVMETHOD(device_attach, ath_pci_attach),
+ DEVMETHOD(device_detach, ath_pci_detach),
+ DEVMETHOD(device_shutdown, ath_pci_shutdown),
+ DEVMETHOD(device_suspend, ath_pci_suspend),
+ DEVMETHOD(device_resume, ath_pci_resume),
+
+ { 0,0 }
+};
+static driver_t ath_pci_driver = {
+ "ath",
+ ath_pci_methods,
+ sizeof (struct ath_pci_softc)
+};
+static devclass_t ath_devclass;
+DRIVER_MODULE(if_ath, pci, ath_pci_driver, ath_devclass, 0, 0);
+DRIVER_MODULE(if_ath, cardbus, ath_pci_driver, ath_devclass, 0, 0);
+MODULE_VERSION(if_ath, 1);
+MODULE_DEPEND(if_ath, ath_hal, 1, 1, 1); /* Atheros HAL */
+MODULE_DEPEND(if_ath, wlan, 1, 1, 1); /* 802.11 media layer */
OpenPOWER on IntegriCloud