summaryrefslogtreecommitdiffstats
path: root/sys/dev/asmc/asmcvar.h
diff options
context:
space:
mode:
Diffstat (limited to 'sys/dev/asmc/asmcvar.h')
-rw-r--r--sys/dev/asmc/asmcvar.h160
1 files changed, 160 insertions, 0 deletions
diff --git a/sys/dev/asmc/asmcvar.h b/sys/dev/asmc/asmcvar.h
new file mode 100644
index 0000000..8e1c202
--- /dev/null
+++ b/sys/dev/asmc/asmcvar.h
@@ -0,0 +1,160 @@
+/*-
+ * Copyright (c) 2007 Rui Paulo <rpaulo@FreeBSD.org>
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+ * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ * DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
+ * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+ * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
+ * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+ * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ *
+ * $FreeBSD$
+ *
+ */
+
+#define ASMC_MAXFANS 2
+
+struct asmc_softc {
+ device_t sc_dev;
+ struct mtx sc_mtx;
+ int sc_nfan;
+ int16_t sms_rest_x;
+ int16_t sms_rest_y;
+ int16_t sms_rest_z;
+ struct sysctl_oid *sc_fan_tree[ASMC_MAXFANS+1];
+ struct sysctl_oid *sc_temp_tree;
+ struct sysctl_oid *sc_sms_tree;
+ struct sysctl_oid *sc_light_tree;
+ struct asmc_model *sc_model;
+ int sc_rid;
+ struct resource *sc_res;
+ void *sc_cookie;
+ int sc_sms_intrtype;
+ struct taskqueue *sc_sms_tq;
+ struct task sc_sms_task;
+};
+
+/*
+ * The Sudden Motion Sensor is able to generate an interrupt when
+ * there are certain critical conditions (free fall, high acceleration and
+ * shocks).
+ * The following IRQ is used.
+ */
+#define ASMC_IRQ 6
+
+/*
+ * Data port.
+ */
+#define ASMC_DATAPORT 0x300
+#define ASMC_STATUS_MASK 0x0f
+
+/*
+ * Command port.
+ */
+#define ASMC_CMDPORT 0x304
+#define ASMC_CMDREAD 0x10
+#define ASMC_CMDWRITE 0x11
+
+/*
+ * Interrupt port.
+ */
+#define ASMC_INTPORT 0x31f
+
+
+/* Number of keys */
+#define ASMC_NKEYS "#KEY" /* RO; 4 bytes */
+
+/*
+ * Fan control via SMC.
+ */
+#define ASMC_KEY_FANCOUNT "FNum" /* RO; 1 byte */
+#define ASMC_KEY_FANMANUAL "FS! " /* RW; 2 bytes */
+#define ASMC_KEY_FANSPEED "F%dAc" /* RO; 2 bytes */
+#define ASMC_KEY_FANMINSPEED "F%dMn" /* RO; 2 bytes */
+#define ASMC_KEY_FANMAXSPEED "F%dMx" /* RO; 2 bytes */
+#define ASMC_KEY_FANSAFESPEED "F%dSf" /* RO; 2 bytes */
+#define ASMC_KEY_FANTARGETSPEED "F%dTg" /* RW; 2 bytes */
+
+/*
+ * Sudden Motion Sensor (SMS).
+ */
+#define ASMC_SMS_INIT1 0xe0
+#define ASMC_SMS_INIT2 0xf8
+#define ASMC_KEY_SMS "MOCN" /* RW; 2 bytes */
+#define ASMC_KEY_SMS_X "MO_X" /* RO; 2 bytes */
+#define ASMC_KEY_SMS_Y "MO_Y" /* RO; 2 bytes */
+#define ASMC_KEY_SMS_Z "MO_Z" /* RO; 2 bytes */
+#define ASMC_KEY_SMS_LOW "MOLT" /* RW; 2 bytes */
+#define ASMC_KEY_SMS_HIGH "MOHT" /* RW; 2 bytes */
+#define ASMC_KEY_SMS_LOW_INT "MOLD" /* RW; 1 byte */
+#define ASMC_KEY_SMS_HIGH_INT "MOHD" /* RW; 1 byte */
+#define ASMC_KEY_SMS_FLAG "MSDW" /* RW; 1 byte */
+#define ASMC_SMS_INTFF 0x60 /* Free fall Interrupt */
+#define ASMC_SMS_INTHA 0x6f /* High Acceleration Interrupt */
+#define ASMC_SMS_INTSH 0x80 /* Shock Interrupt */
+
+/*
+ * Keyboard backlight.
+ */
+#define ASMC_KEY_LIGHTLEFT "ALV0" /* RO; 6 bytes */
+#define ASMC_KEY_LIGHTRIGHT "ALV1" /* RO; 6 bytes */
+#define ASMC_KEY_LIGHTVALUE "LKSB" /* WO; 2 bytes */
+
+/*
+ * Clamshell.
+ */
+#define ASMC_KEY_CLAMSHELL "MSLD" /* RO; 1 byte */
+
+/*
+ * Interrupt keys.
+ */
+#define ASMC_KEY_INTOK "NTOK" /* WO; 1 byte */
+
+/*
+ * Temperatures.
+ *
+ * First for MacBook, second for MacBook Pro, then for Intel Mac Mini.
+ *
+ */
+#define ASMC_MB_TEMPS { "TB0T", "TN0P", "TN1P", "Th0H", "Th1H", \
+ "TM0P", NULL }
+#define ASMC_MB_TEMPNAMES { "enclosure", "northbridge1", \
+ "northbridge2", "heatsink1", \
+ "heatsink2", "memory", }
+#define ASMC_MB_TEMPDESCS { "Enclosure Bottomside", \
+ "Northbridge Point 1", \
+ "Northbridge Point 2", "Heatsink 1", \
+ "Heatsink 2", "Memory Bank A", }
+
+#define ASMC_MBP_TEMPS { "TB0T", "Th0H", "Th1H", "Tm0P", \
+ "TG0H", "TG0P", "TG0T", NULL }
+
+#define ASMC_MBP_TEMPNAMES { "enclosure", "heatsink1", \
+ "heatsink2", "memory", "graphics", \
+ "graphicssink", "unknown", }
+
+#define ASMC_MBP_TEMPDESCS { "Enclosure Bottomside", \
+ "Heatsink 1", "Heatsink 2", \
+ "Memory Controller", \
+ "Graphics Chip", "Graphics Heatsink", \
+ "Unknown", }
+
+#define ASMC_MM_TEMPS { "TN0P", "TN1P", NULL }
+#define ASMC_MM_TEMPNAMES { "northbridge1", "northbridge2" }
+#define ASMC_MM_TEMPDESCS { "Northbridge Point 1", \
+ "Northbridge Point 2" }
OpenPOWER on IntegriCloud