summaryrefslogtreecommitdiffstats
path: root/sys/dev/aic7xxx/ahd_pci.c
diff options
context:
space:
mode:
Diffstat (limited to 'sys/dev/aic7xxx/ahd_pci.c')
-rw-r--r--sys/dev/aic7xxx/ahd_pci.c302
1 files changed, 302 insertions, 0 deletions
diff --git a/sys/dev/aic7xxx/ahd_pci.c b/sys/dev/aic7xxx/ahd_pci.c
new file mode 100644
index 0000000..834cbe8
--- /dev/null
+++ b/sys/dev/aic7xxx/ahd_pci.c
@@ -0,0 +1,302 @@
+/*
+ * FreeBSD, PCI product support functions
+ *
+ * Copyright (c) 1995-2001 Justin T. Gibbs
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions, and the following disclaimer,
+ * without modification, immediately at the beginning of the file.
+ * 2. The name of the author may not be used to endorse or promote products
+ * derived from this software without specific prior written permission.
+ *
+ * Alternatively, this software may be distributed under the terms of the
+ * GNU Public License ("GPL").
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
+ * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ * $Id$
+ *
+ * $FreeBSD$
+ */
+
+#include <dev/aic7xxx/aic79xx_osm.h>
+
+#define AHD_PCI_IOADDR0 PCIR_MAPS /* Primary I/O BAR */
+#define AHD_PCI_MEMADDR (PCIR_MAPS + 4) /* Mem I/O Address */
+#define AHD_PCI_IOADDR1 (PCIR_MAPS + 12)/* Secondary I/O BAR */
+
+static int ahd_pci_probe(device_t dev);
+static int ahd_pci_attach(device_t dev);
+
+static device_method_t ahd_pci_device_methods[] = {
+ /* Device interface */
+ DEVMETHOD(device_probe, ahd_pci_probe),
+ DEVMETHOD(device_attach, ahd_pci_attach),
+ DEVMETHOD(device_detach, ahd_detach),
+ { 0, 0 }
+};
+
+#if __FreeBSD_version >= 500027
+
+DEVINTERFACE(ahd_pci_device, ahd_pci_device_methods, device);
+
+static device_interface_t *ahd_pci_interfaces[] = {
+ &ahd_pci_device_interface,
+
+ NULL
+};
+
+static driver_t ahd_pci_driver = {
+ "ahd",
+ ahd_pci_interfaces,
+ sizeof(struct ahd_softc)
+};
+
+#else /* FreeBSD 4.X */
+
+static driver_t ahd_pci_driver = {
+ "ahd",
+ ahd_pci_device_methods,
+ sizeof(struct ahd_softc)
+};
+
+#endif /* __FreeBSD_version */
+
+static devclass_t ahd_devclass;
+
+DRIVER_MODULE(ahd, pci, ahd_pci_driver, ahd_devclass, 0, 0);
+DRIVER_MODULE(ahd, cardbus, ahd_pci_driver, ahd_devclass, 0, 0);
+MODULE_DEPEND(ahd_pci, ahd, 1, 1, 1);
+MODULE_VERSION(ahd_pci, 1);
+
+static int
+ahd_pci_probe(device_t dev)
+{
+ struct ahd_pci_identity *entry;
+
+ entry = ahd_find_pci_device(dev);
+ if (entry != NULL) {
+ device_set_desc(dev, entry->name);
+ return (0);
+ }
+ return (ENXIO);
+}
+
+static int
+ahd_pci_attach(device_t dev)
+{
+ struct ahd_pci_identity *entry;
+ struct ahd_softc *ahd;
+ char *name;
+ int error;
+
+ entry = ahd_find_pci_device(dev);
+ if (entry == NULL)
+ return (ENXIO);
+
+ /*
+ * Allocate a softc for this card and
+ * set it up for attachment by our
+ * common detect routine.
+ */
+ name = malloc(strlen(device_get_nameunit(dev)) + 1, M_DEVBUF, M_NOWAIT);
+ if (name == NULL)
+ return (ENOMEM);
+ strcpy(name, device_get_nameunit(dev));
+ ahd = ahd_alloc(dev, name);
+ if (ahd == NULL)
+ return (ENOMEM);
+
+ ahd_set_unit(ahd, device_get_unit(dev));
+
+ /*
+ * Should we bother disabling 39Bit addressing
+ * based on installed memory?
+ */
+ if (sizeof(bus_addr_t) > 4)
+ ahd->flags |= AHD_39BIT_ADDRESSING;
+
+ /* Allocate a dmatag for our SCB DMA maps */
+ /* XXX Should be a child of the PCI bus dma tag */
+ error = bus_dma_tag_create(/*parent*/NULL, /*alignment*/1,
+ /*boundary*/0,
+ (ahd->flags & AHD_39BIT_ADDRESSING)
+ ? 0x7FFFFFFFFF
+ : BUS_SPACE_MAXADDR_32BIT,
+ /*highaddr*/BUS_SPACE_MAXADDR,
+ /*filter*/NULL, /*filterarg*/NULL,
+ /*maxsize*/MAXBSIZE, /*nsegments*/AHD_NSEG,
+ /*maxsegsz*/AHD_MAXTRANSFER_SIZE,
+ /*flags*/BUS_DMA_ALLOCNOW,
+ &ahd->parent_dmat);
+
+ if (error != 0) {
+ printf("ahd_pci_attach: Could not allocate DMA tag "
+ "- error %d\n", error);
+ ahd_free(ahd);
+ return (ENOMEM);
+ }
+ ahd->dev_softc = dev;
+ error = ahd_pci_config(ahd, entry);
+ if (error != 0) {
+ ahd_free(ahd);
+ return (error);
+ }
+
+ ahd_attach(ahd);
+ return (0);
+}
+
+int
+ahd_pci_map_registers(struct ahd_softc *ahd)
+{
+ struct resource *regs;
+ struct resource *regs2;
+ u_int command;
+ int regs_type;
+ int regs_id;
+ int regs_id2;
+
+ command = ahd_pci_read_config(ahd->dev_softc, PCIR_COMMAND, /*bytes*/1);
+ regs = NULL;
+ regs2 = NULL;
+ regs_type = 0;
+ regs_id = 0;
+ if ((command & PCIM_CMD_MEMEN) != 0) {
+
+ regs_type = SYS_RES_MEMORY;
+ regs_id = AHD_PCI_MEMADDR;
+ regs = bus_alloc_resource(ahd->dev_softc, regs_type,
+ &regs_id, 0, ~0, 1, RF_ACTIVE);
+ if (regs != NULL) {
+ int error;
+
+ ahd->tags[0] = rman_get_bustag(regs);
+ ahd->bshs[0] = rman_get_bushandle(regs);
+ ahd->tags[1] = ahd->tags[0];
+ error = bus_space_subregion(ahd->tags[0], ahd->bshs[0],
+ /*offset*/0x100,
+ /*size*/0x100,
+ &ahd->bshs[1]);
+ /*
+ * Do a quick test to see if memory mapped
+ * I/O is functioning correctly.
+ */
+ if (error != 0 || ahd_inb(ahd, HCNTRL) == 0xFF) {
+ device_printf(ahd->dev_softc,
+ "PCI Device %d:%d:%d failed memory "
+ "mapped test. Using PIO.\n",
+ ahd_get_pci_bus(ahd->dev_softc),
+ ahd_get_pci_slot(ahd->dev_softc),
+ ahd_get_pci_function(ahd->dev_softc));
+ bus_release_resource(ahd->dev_softc, regs_type,
+ regs_id, regs);
+ regs = NULL;
+ } else {
+ command &= ~PCIM_CMD_PORTEN;
+ ahd_pci_write_config(ahd->dev_softc,
+ PCIR_COMMAND,
+ command, /*bytes*/1);
+ }
+ }
+ }
+ if (regs == NULL && (command & PCIM_CMD_PORTEN) != 0) {
+ regs_type = SYS_RES_IOPORT;
+ regs_id = AHD_PCI_IOADDR0;
+ regs = bus_alloc_resource(ahd->dev_softc, regs_type,
+ &regs_id, 0, ~0, 1, RF_ACTIVE);
+ if (regs == NULL) {
+ device_printf(ahd->dev_softc,
+ "can't allocate register resources\n");
+ return (ENOMEM);
+ }
+ ahd->tags[0] = rman_get_bustag(regs);
+ ahd->bshs[0] = rman_get_bushandle(regs);
+
+ /* And now the second BAR */
+ regs_id2 = AHD_PCI_IOADDR1;
+ regs2 = bus_alloc_resource(ahd->dev_softc, regs_type,
+ &regs_id2, 0, ~0, 1, RF_ACTIVE);
+ if (regs2 == NULL) {
+ device_printf(ahd->dev_softc,
+ "can't allocate register resources\n");
+ return (ENOMEM);
+ }
+ ahd->tags[1] = rman_get_bustag(regs2);
+ ahd->bshs[1] = rman_get_bushandle(regs2);
+ command &= ~PCIM_CMD_MEMEN;
+ ahd_pci_write_config(ahd->dev_softc, PCIR_COMMAND,
+ command, /*bytes*/1);
+ ahd->platform_data->regs_res_type[1] = regs_type;
+ ahd->platform_data->regs_res_id[1] = regs_id2;
+ ahd->platform_data->regs[1] = regs2;
+ }
+ ahd->platform_data->regs_res_type[0] = regs_type;
+ ahd->platform_data->regs_res_id[0] = regs_id;
+ ahd->platform_data->regs[0] = regs;
+ return (0);
+}
+
+int
+ahd_pci_map_int(struct ahd_softc *ahd)
+{
+ int zero;
+
+ zero = 0;
+ ahd->platform_data->irq =
+ bus_alloc_resource(ahd->dev_softc, SYS_RES_IRQ, &zero,
+ 0, ~0, 1, RF_ACTIVE | RF_SHAREABLE);
+ if (ahd->platform_data->irq == NULL)
+ return (ENOMEM);
+ ahd->platform_data->irq_res_type = SYS_RES_IRQ;
+ return (ahd_map_int(ahd));
+}
+
+void
+ahd_power_state_change(struct ahd_softc *ahd, ahd_power_state new_state)
+{
+ uint32_t cap;
+ u_int cap_offset;
+
+ /*
+ * Traverse the capability list looking for
+ * the power management capability.
+ */
+ cap = 0;
+ cap_offset = ahd_pci_read_config(ahd->dev_softc,
+ PCIR_CAP_PTR, /*bytes*/1);
+ while (cap_offset != 0) {
+
+ cap = ahd_pci_read_config(ahd->dev_softc,
+ cap_offset, /*bytes*/4);
+ if ((cap & 0xFF) == 1
+ && ((cap >> 16) & 0x3) > 0) {
+ uint32_t pm_control;
+
+ pm_control = ahd_pci_read_config(ahd->dev_softc,
+ cap_offset + 4,
+ /*bytes*/2);
+ pm_control &= ~0x3;
+ pm_control |= new_state;
+ ahd_pci_write_config(ahd->dev_softc,
+ cap_offset + 4,
+ pm_control, /*bytes*/2);
+ break;
+ }
+ cap_offset = (cap >> 8) & 0xFF;
+ }
+}
OpenPOWER on IntegriCloud