summaryrefslogtreecommitdiffstats
path: root/lib/libpmc/pmc.xscale.3
diff options
context:
space:
mode:
Diffstat (limited to 'lib/libpmc/pmc.xscale.3')
-rw-r--r--lib/libpmc/pmc.xscale.34
1 files changed, 2 insertions, 2 deletions
diff --git a/lib/libpmc/pmc.xscale.3 b/lib/libpmc/pmc.xscale.3
index 521cc9c..965ea74 100644
--- a/lib/libpmc/pmc.xscale.3
+++ b/lib/libpmc/pmc.xscale.3
@@ -45,7 +45,7 @@ have 4 counters.
Third generation cores also have an increased number of PMC events.
.Pp
.Tn Intel XScale
-PMCs are documented in
+PMCs are documented in
.Rs
.%B "3rd Generation Intel XScale Microarchitecture Developer's Manual"
.%D May 2007
@@ -117,7 +117,7 @@ Self initiated address bus transaction.
.It Li DATA_BUS_TRANS
Data bus transaction.
.El
-.Ss Event Name Aliases
+.Ss Event Name Aliases
The following table shows the mapping between the PMC-independent
aliases supported by
.Lb libpmc
OpenPOWER on IntegriCloud