summaryrefslogtreecommitdiffstats
path: root/lib/clang/libllvmmipscodegen/Makefile
diff options
context:
space:
mode:
Diffstat (limited to 'lib/clang/libllvmmipscodegen/Makefile')
-rw-r--r--lib/clang/libllvmmipscodegen/Makefile29
1 files changed, 21 insertions, 8 deletions
diff --git a/lib/clang/libllvmmipscodegen/Makefile b/lib/clang/libllvmmipscodegen/Makefile
index 8d16aa9..d9b280f 100644
--- a/lib/clang/libllvmmipscodegen/Makefile
+++ b/lib/clang/libllvmmipscodegen/Makefile
@@ -3,13 +3,26 @@
LIB= llvmmipscodegen
SRCDIR= lib/Target/Mips
-SRCS= MipsDelaySlotFiller.cpp MipsISelDAGToDAG.cpp \
- MipsISelLowering.cpp MipsInstrInfo.cpp MipsMCAsmInfo.cpp \
- MipsRegisterInfo.cpp MipsSelectionDAGInfo.cpp MipsSubtarget.cpp \
- MipsTargetMachine.cpp MipsTargetObjectFile.cpp
-
-TGHDRS= Intrinsics MipsGenAsmWriter MipsGenCallingConv MipsGenDAGISel \
- MipsGenInstrInfo MipsGenInstrNames MipsGenRegisterInfo.h \
- MipsGenRegisterInfo MipsGenRegisterNames MipsGenSubtarget
+SRCS= MipsDelaySlotFiller.cpp \
+ MipsISelDAGToDAG.cpp \
+ MipsISelLowering.cpp \
+ MipsInstrInfo.cpp \
+ MipsMCAsmInfo.cpp \
+ MipsRegisterInfo.cpp \
+ MipsSelectionDAGInfo.cpp \
+ MipsSubtarget.cpp \
+ MipsTargetMachine.cpp \
+ MipsTargetObjectFile.cpp
+
+TGHDRS= Intrinsics \
+ MipsGenAsmWriter \
+ MipsGenCallingConv \
+ MipsGenDAGISel \
+ MipsGenInstrInfo \
+ MipsGenInstrNames \
+ MipsGenRegisterInfo.h \
+ MipsGenRegisterInfo \
+ MipsGenRegisterNames \
+ MipsGenSubtarget
.include "../clang.lib.mk"
OpenPOWER on IntegriCloud