summaryrefslogtreecommitdiffstats
path: root/lib/clang/libllvmarmcodegen/Makefile
diff options
context:
space:
mode:
Diffstat (limited to 'lib/clang/libllvmarmcodegen/Makefile')
-rw-r--r--lib/clang/libllvmarmcodegen/Makefile13
1 files changed, 9 insertions, 4 deletions
diff --git a/lib/clang/libllvmarmcodegen/Makefile b/lib/clang/libllvmarmcodegen/Makefile
index de34461..4120251 100644
--- a/lib/clang/libllvmarmcodegen/Makefile
+++ b/lib/clang/libllvmarmcodegen/Makefile
@@ -3,19 +3,22 @@
LIB= llvmarmcodegen
SRCDIR= lib/Target/ARM
-SRCS= ARMBaseInstrInfo.cpp \
+SRCS= ARMAsmPrinter.cpp \
+ ARMBaseInstrInfo.cpp \
ARMBaseRegisterInfo.cpp \
ARMCodeEmitter.cpp \
ARMConstantIslandPass.cpp \
ARMConstantPoolValue.cpp \
ARMExpandPseudoInsts.cpp \
+ ARMFastISel.cpp \
+ ARMGlobalMerge.cpp \
ARMISelDAGToDAG.cpp \
ARMISelLowering.cpp \
ARMInstrInfo.cpp \
ARMJITInfo.cpp \
ARMLoadStoreOptimizer.cpp \
- ARMLoadStoreOptimizer.cpp \
ARMMCAsmInfo.cpp \
+ ARMMCInstLower.cpp \
ARMRegisterInfo.cpp \
ARMSelectionDAGInfo.cpp \
ARMSubtarget.cpp \
@@ -31,13 +34,15 @@ SRCS= ARMBaseInstrInfo.cpp \
Thumb2RegisterInfo.cpp \
Thumb2SizeReduction.cpp
-TGHDRS= ARMGenCallingConv \
+TGHDRS= ARMGenAsmWriter \
+ ARMGenCallingConv \
ARMGenCodeEmitter \
ARMGenDAGISel \
+ ARMGenFastISel \
ARMGenInstrInfo \
ARMGenInstrNames \
- ARMGenRegisterInfo.h \
ARMGenRegisterInfo \
+ ARMGenRegisterInfo.h \
ARMGenRegisterNames \
ARMGenSubtarget \
Intrinsics
OpenPOWER on IntegriCloud