summaryrefslogtreecommitdiffstats
path: root/contrib/llvm/utils/TableGen/CodeEmitterGen.h
diff options
context:
space:
mode:
Diffstat (limited to 'contrib/llvm/utils/TableGen/CodeEmitterGen.h')
-rw-r--r--contrib/llvm/utils/TableGen/CodeEmitterGen.h8
1 files changed, 7 insertions, 1 deletions
diff --git a/contrib/llvm/utils/TableGen/CodeEmitterGen.h b/contrib/llvm/utils/TableGen/CodeEmitterGen.h
index f0b3229..a874d97 100644
--- a/contrib/llvm/utils/TableGen/CodeEmitterGen.h
+++ b/contrib/llvm/utils/TableGen/CodeEmitterGen.h
@@ -15,7 +15,6 @@
#define CODEMITTERGEN_H
#include "TableGenBackend.h"
-#include <map>
#include <vector>
#include <string>
@@ -23,6 +22,7 @@ namespace llvm {
class RecordVal;
class BitsInit;
+class CodeGenTarget;
class CodeEmitterGen : public TableGenBackend {
RecordKeeper &Records;
@@ -36,6 +36,12 @@ private:
void emitGetValueBit(raw_ostream &o, const std::string &Namespace);
void reverseBits(std::vector<Record*> &Insts);
int getVariableBit(const std::string &VarName, BitsInit *BI, int bit);
+ std::string getInstructionCase(Record *R, CodeGenTarget &Target);
+ void
+ AddCodeToMergeInOperand(Record *R, BitsInit *BI, const std::string &VarName,
+ unsigned &NumberedOp,
+ std::string &Case, CodeGenTarget &Target);
+
};
} // End llvm namespace
OpenPOWER on IntegriCloud