summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--sys/dev/siba/sibareg.h20
1 files changed, 10 insertions, 10 deletions
diff --git a/sys/dev/siba/sibareg.h b/sys/dev/siba/sibareg.h
index 5e57321..2a15c01 100644
--- a/sys/dev/siba/sibareg.h
+++ b/sys/dev/siba/sibareg.h
@@ -399,10 +399,10 @@
#define SIBA_SPROM4_GPIOB_P3 0xff00
/* The following four blocks share the same structure */
-#define SIBA_SPROM4_PWR_INFO_CORE0 0x0080
-#define SIBA_SPROM4_PWR_INFO_CORE1 0x00AE
-#define SIBA_SPROM4_PWR_INFO_CORE2 0x00DC
-#define SIBA_SPROM4_PWR_INFO_CORE3 0x010A
+#define SIBA_SPROM4_PWR_INFO_CORE0 0x1080
+#define SIBA_SPROM4_PWR_INFO_CORE1 0x10AE
+#define SIBA_SPROM4_PWR_INFO_CORE2 0x10DC
+#define SIBA_SPROM4_PWR_INFO_CORE3 0x110A
#define SIBA_SPROM4_2G_MAXP_ITSSI 0x00 /* 2 GHz ITSSI and 2 GHz Max Power */
#define SIBA_SPROM4_2G_MAXP 0x00FF
@@ -486,8 +486,8 @@
#define SIBA_SPROM8_RXPO5G 0xff00
/* The FEM blocks share the same structure */
-#define SIBA_SPROM8_FEM2G 0x00AE
-#define SIBA_SPROM8_FEM5G 0x00B0
+#define SIBA_SPROM8_FEM2G 0x10ae
+#define SIBA_SPROM8_FEM5G 0x10b0
#define SSB_SROM8_FEM_TSSIPOS 0x0001
#define SSB_SROM8_FEM_EXTPA_GAIN 0x0006
#define SSB_SROM8_FEM_PDET_RANGE 0x00F8
@@ -526,10 +526,10 @@
#define SIBA_SPROM8_BWDUPPO 0x0198
/* There are 4 blocks with power info sharing the same layout */
-#define SIBA_SROM8_PWR_INFO_CORE0 0x00C0
-#define SIBA_SROM8_PWR_INFO_CORE1 0x00E0
-#define SIBA_SROM8_PWR_INFO_CORE2 0x0100
-#define SIBA_SROM8_PWR_INFO_CORE3 0x0120
+#define SIBA_SROM8_PWR_INFO_CORE0 0x10C0
+#define SIBA_SROM8_PWR_INFO_CORE1 0x10E0
+#define SIBA_SROM8_PWR_INFO_CORE2 0x1100
+#define SIBA_SROM8_PWR_INFO_CORE3 0x1120
#define SIBA_SROM8_2G_MAXP_ITSSI 0x00
#define SIBA_SPROM8_2G_MAXP 0x00FF
OpenPOWER on IntegriCloud