summaryrefslogtreecommitdiffstats
path: root/sys
diff options
context:
space:
mode:
authorraj <raj@FreeBSD.org>2009-04-16 11:21:52 +0000
committerraj <raj@FreeBSD.org>2009-04-16 11:21:52 +0000
commit19bb292c8e83df510381218266767c26ccae7fe1 (patch)
treed2f70d028ce87356fc9b3e87d13bb5450b0b1d8e /sys
parent9269d82b1927453defd1bf50e171612f2c89b6e7 (diff)
downloadFreeBSD-src-19bb292c8e83df510381218266767c26ccae7fe1.zip
FreeBSD-src-19bb292c8e83df510381218266767c26ccae7fe1.tar.gz
Minor style fixes and better comments.
Diffstat (limited to 'sys')
-rw-r--r--sys/arm/arm/cpufunc_asm_armv5_ec.S1
-rw-r--r--sys/arm/arm/cpufunc_asm_sheeva.S8
2 files changed, 9 insertions, 0 deletions
diff --git a/sys/arm/arm/cpufunc_asm_armv5_ec.S b/sys/arm/arm/cpufunc_asm_armv5_ec.S
index 8a103d7..4012563 100644
--- a/sys/arm/arm/cpufunc_asm_armv5_ec.S
+++ b/sys/arm/arm/cpufunc_asm_armv5_ec.S
@@ -204,3 +204,4 @@ ENTRY(armv5_ec_dcache_wbinv_all)
bne 1b /* More to do? */
mcr p15, 0, r0, c7, c10, 4 /* drain the write buffer */
RET
+
diff --git a/sys/arm/arm/cpufunc_asm_sheeva.S b/sys/arm/arm/cpufunc_asm_sheeva.S
index 021b6f3..a52fbf8 100644
--- a/sys/arm/arm/cpufunc_asm_sheeva.S
+++ b/sys/arm/arm/cpufunc_asm_sheeva.S
@@ -375,6 +375,14 @@ ENTRY(sheeva_l2cache_wbinv_all)
mcr p15, 0, r0, c7, c10, 4 /* drain the write buffer */
RET
+/* This function modifies register value as follows:
+ *
+ * arg1 arg EFFECT (bit value saved into register)
+ * 0 0 not changed
+ * 0 1 negated
+ * 1 0 cleared
+ * 1 1 set
+ */
ENTRY(sheeva_control_ext)
mrc p15, 1, r3, c15, c1, 0 /* Read the control register */
bic r2, r3, r0 /* Clear bits */
OpenPOWER on IntegriCloud