summaryrefslogtreecommitdiffstats
path: root/sys
diff options
context:
space:
mode:
authorimp <imp@FreeBSD.org>2005-03-16 20:54:48 +0000
committerimp <imp@FreeBSD.org>2005-03-16 20:54:48 +0000
commitd74a00e424ef59c8deae2cf58d4957a242e6c739 (patch)
tree218d079829940218f60a6503fe9af7745b20115b /sys
parent84f16c193ca3d9104083b4fd617f6682db5a5475 (diff)
downloadFreeBSD-src-d74a00e424ef59c8deae2cf58d4957a242e6c739.zip
FreeBSD-src-d74a00e424ef59c8deae2cf58d4957a242e6c739.tar.gz
Customize this for the alpha by removing pc98 defines (unused on alpha)
as well as saying that the alpha is wired up in a certain way.
Diffstat (limited to 'sys')
-rw-r--r--sys/alpha/alpha/timerreg.h18
1 files changed, 1 insertions, 17 deletions
diff --git a/sys/alpha/alpha/timerreg.h b/sys/alpha/alpha/timerreg.h
index 21eba90..9f0b1af 100644
--- a/sys/alpha/alpha/timerreg.h
+++ b/sys/alpha/alpha/timerreg.h
@@ -55,7 +55,7 @@
* in undefined behavior (but hopefully not fry the chip).
* Reading in this manner has no side effects.
*
- * [IBM-PC]
+ * [ALPHA]
* The outputs of the three timers are connected as follows:
*
* timer 0 -> irq 0
@@ -64,31 +64,15 @@
*
* Timer 0 is used to call hardclock.
* Timer 2 is used to generate console beeps.
- *
- * [PC-9801]
- * The outputs of the three timers are connected as follows:
- *
- * timer 0 -> irq 0
- * timer 1 -> speaker (via keyboard controller)
- * timer 2 -> RS232C
- *
- * Timer 0 is used to call hardclock.
- * Timer 1 is used to generate console beeps.
*/
/*
* Macros for specifying values to be written into a mode register.
*/
#define TIMER_CNTR0 (IO_TIMER1 + 0) /* timer 0 counter port */
-#ifdef PC98
-#define TIMER_CNTR1 0x3fdb /* timer 1 counter port */
-#define TIMER_CNTR2 (IO_TIMER1 + 4) /* timer 2 counter port */
-#define TIMER_MODE (IO_TIMER1 + 6) /* timer mode port */
-#else
#define TIMER_CNTR1 (IO_TIMER1 + 1) /* timer 1 counter port */
#define TIMER_CNTR2 (IO_TIMER1 + 2) /* timer 2 counter port */
#define TIMER_MODE (IO_TIMER1 + 3) /* timer mode port */
-#endif
#define TIMER_SEL0 0x00 /* select counter 0 */
#define TIMER_SEL1 0x40 /* select counter 1 */
#define TIMER_SEL2 0x80 /* select counter 2 */
OpenPOWER on IntegriCloud