summaryrefslogtreecommitdiffstats
path: root/sys/powerpc/booke/pmap.c
diff options
context:
space:
mode:
authorzbb <zbb@FreeBSD.org>2015-07-16 10:22:57 +0000
committerzbb <zbb@FreeBSD.org>2015-07-16 10:22:57 +0000
commit2b7ab302c306d27e6242e609481f4e18a08e5943 (patch)
tree83c346aae53decabe0c8ddefc6cbb3b21922f922 /sys/powerpc/booke/pmap.c
parent3c97d44202e3bdca5ea67d59db0ac9215aa45b72 (diff)
downloadFreeBSD-src-2b7ab302c306d27e6242e609481f4e18a08e5943.zip
FreeBSD-src-2b7ab302c306d27e6242e609481f4e18a08e5943.tar.gz
Set-up proper TCR values for memory related to Translation Table Walking
This commit adds proper cache and shareability attributes to the TCR register. Set memory attributes to Normal, outer and inner cacheable WBWA. Set shareability to inner and outer shareable when SMP is enabled. Reviewed by: andrew Obtained from: Semihalf Sponsored by: The FreeBSD Foundation Differential Revision: https://reviews.freebsd.org/D3093
Diffstat (limited to 'sys/powerpc/booke/pmap.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud