summaryrefslogtreecommitdiffstats
path: root/sys/pci/if_sisreg.h
diff options
context:
space:
mode:
authorwpaul <wpaul@FreeBSD.org>2002-01-12 21:12:17 +0000
committerwpaul <wpaul@FreeBSD.org>2002-01-12 21:12:17 +0000
commit180b97fbde453178c2bb489a5179810bad7758d3 (patch)
treef87c377d356e404e6d43137f6a6cc8afa3b81ba8 /sys/pci/if_sisreg.h
parentc6e526cffc373bd730b48c61cb3e36af675ee7ae (diff)
downloadFreeBSD-src-180b97fbde453178c2bb489a5179810bad7758d3.zip
FreeBSD-src-180b97fbde453178c2bb489a5179810bad7758d3.tar.gz
Add support for newer integrated SiS 900 controllers on the 635 and 735
motherboard chipsets. We need to force the chip to reload its MAC address into the receive filter, and enable software access mode for the PHY. PR: kern/33294
Diffstat (limited to 'sys/pci/if_sisreg.h')
-rw-r--r--sys/pci/if_sisreg.h8
1 files changed, 8 insertions, 0 deletions
diff --git a/sys/pci/if_sisreg.h b/sys/pci/if_sisreg.h
index 9ab779f..81e3e60 100644
--- a/sys/pci/if_sisreg.h
+++ b/sys/pci/if_sisreg.h
@@ -105,6 +105,8 @@
#define SIS_CSR_RX_RESET 0x00000020
#define SIS_CSR_SOFTINTR 0x00000080
#define SIS_CSR_RESET 0x00000100
+#define SIS_CSR_ACCESS_MODE 0x00000200
+#define SIS_CSR_RELOAD 0x00000400
#define SIS_CFG_BIGENDIAN 0x00000001
#define SIS_CFG_PERR_DETECT 0x00000008
@@ -381,6 +383,8 @@ struct sis_ring_data {
#define SIS_REV_630E 0x0081
#define SIS_REV_630S 0x0082
#define SIS_REV_630EA1 0x0083
+#define SIS_REV_630ET 0x0083
+#define SIS_REV_635 0x0090
/*
* NatSemi vendor ID
@@ -412,6 +416,7 @@ struct sis_softc {
device_t sis_miibus;
u_int8_t sis_unit;
u_int8_t sis_type;
+ u_int8_t sis_rev;
u_int8_t sis_link;
struct sis_list_data sis_ldata;
bus_dma_tag_t sis_parent_tag;
@@ -436,6 +441,9 @@ struct sis_softc {
#define CSR_READ_4(sc, reg) \
bus_space_read_4(sc->sis_btag, sc->sis_bhandle, reg)
+#define CSR_READ_2(sc, reg) \
+ bus_space_read_2(sc->sis_btag, sc->sis_bhandle, reg)
+
#define SIS_TIMEOUT 1000
#define ETHER_ALIGN 2
#define SIS_RXLEN 1536
OpenPOWER on IntegriCloud