summaryrefslogtreecommitdiffstats
path: root/sys/modules
diff options
context:
space:
mode:
authornp <np@FreeBSD.org>2011-05-30 21:07:26 +0000
committernp <np@FreeBSD.org>2011-05-30 21:07:26 +0000
commit8cb99b240083fd33a41962537ef0cf5583603cea (patch)
tree4f96a53fa05f51b7cc751e27bf7c0016ed713121 /sys/modules
parent621bb117eb930f4d64bda78fc99fbcb8578fec7a (diff)
downloadFreeBSD-src-8cb99b240083fd33a41962537ef0cf5583603cea.zip
FreeBSD-src-8cb99b240083fd33a41962537ef0cf5583603cea.tar.gz
L2 table code. This is enough to get the T4's switch + L2 rewrite
filters working. (All other filters - switch without L2 info rewrite, steer, and drop - were already fully-functional). Some contrived examples of "switch" filters with L2 rewriting: # cxgbetool t4nex0 iport 0 dport 80 action switch vlan +9 eport 3 Intercept all packets received on physical port 0 with TCP port 80 as destination, insert a vlan tag with VID 9, and send them out of port 3. # cxgbetool t4nex0 sip 192.168.1.1/32 ivlan 5 action switch \ vlan =9 smac aa:bb:cc:dd:ee:ff eport 0 Intercept all packets (received on any port) with source IP address 192.168.1.1 and VLAN id 5, rewrite the VLAN id to 9, rewrite source mac to aa:bb:cc:dd:ee:ff, and send it out of port 0. MFC after: 1 week
Diffstat (limited to 'sys/modules')
-rw-r--r--sys/modules/cxgbe/if_cxgbe/Makefile2
1 files changed, 1 insertions, 1 deletions
diff --git a/sys/modules/cxgbe/if_cxgbe/Makefile b/sys/modules/cxgbe/if_cxgbe/Makefile
index a524cde..ac1d22c 100644
--- a/sys/modules/cxgbe/if_cxgbe/Makefile
+++ b/sys/modules/cxgbe/if_cxgbe/Makefile
@@ -6,7 +6,7 @@ CXGBE = ${.CURDIR}/../../../dev/cxgbe
.PATH: ${CXGBE} ${CXGBE}/common
KMOD = if_cxgbe
-SRCS = t4_main.c t4_sge.c
+SRCS = t4_main.c t4_sge.c t4_l2t.c
SRCS+= t4_hw.c
SRCS+= device_if.h bus_if.h pci_if.h
SRCS+= opt_inet.h
OpenPOWER on IntegriCloud