diff options
author | jkim <jkim@FreeBSD.org> | 2007-03-20 20:22:45 +0000 |
---|---|---|
committer | jkim <jkim@FreeBSD.org> | 2007-03-20 20:22:45 +0000 |
commit | d7f955fd677357b4d95e38bdfbd4839173e00241 (patch) | |
tree | 4df64f18ad81b0a0961dc0f7da6a0c19fad56d18 /sys/i386 | |
parent | d6f063aecf4ecc266a38fc31c69eb8fba2cf0307 (diff) | |
download | FreeBSD-src-d7f955fd677357b4d95e38bdfbd4839173e00241.zip FreeBSD-src-d7f955fd677357b4d95e38bdfbd4839173e00241.tar.gz |
- Add macros for newly added CPUID bits in the corresponding header files.
- Use correct capticalization in xTPR as Intel uses in their documents.
- Use proper description instead of vendor code name in comment.
Diffstat (limited to 'sys/i386')
-rw-r--r-- | sys/i386/i386/identcpu.c | 4 | ||||
-rw-r--r-- | sys/i386/include/specialreg.h | 2 |
2 files changed, 4 insertions, 2 deletions
diff --git a/sys/i386/i386/identcpu.c b/sys/i386/i386/identcpu.c index b38e0c4..09ff188 100644 --- a/sys/i386/i386/identcpu.c +++ b/sys/i386/i386/identcpu.c @@ -745,7 +745,7 @@ via_common: "\004MON" /* MONITOR/MWAIT Instructions */ "\005DS_CPL" /* CPL Qualified Debug Store */ "\006VMX" /* Virtual Machine Extensions */ - "\007SMX" /* LaGrange Technology */ + "\007SMX" /* Safer Mode Extensions */ "\010EST" /* Enhanced SpeedStep */ "\011TM2" /* Thermal Monitor 2 */ "\012SSSE3" /* SSSE3 */ @@ -753,7 +753,7 @@ via_common: "\014<b11>" "\015<b12>" "\016CX16" /* CMPXCHG16B Instruction */ - "\017XTPR" /* Send Task Priority Messages*/ + "\017xTPR" /* Send Task Priority Messages*/ "\020<b15>" "\021<b16>" "\022<b17>" diff --git a/sys/i386/include/specialreg.h b/sys/i386/include/specialreg.h index 2789ca2..f89760f 100644 --- a/sys/i386/include/specialreg.h +++ b/sys/i386/include/specialreg.h @@ -108,12 +108,14 @@ #define CPUID2_MON 0x00000008 #define CPUID2_DS_CPL 0x00000010 #define CPUID2_VMX 0x00000020 +#define CPUID2_SMX 0x00000040 #define CPUID2_EST 0x00000080 #define CPUID2_TM2 0x00000100 #define CPUID2_SSSE3 0x00000200 #define CPUID2_CNXTID 0x00000400 #define CPUID2_CX16 0x00002000 #define CPUID2_XTPR 0x00004000 +#define CPUID2_DCA 0x00040000 /* * Important bits in the AMD extended cpuid flags |