diff options
author | msmith <msmith@FreeBSD.org> | 1997-08-14 14:01:36 +0000 |
---|---|---|
committer | msmith <msmith@FreeBSD.org> | 1997-08-14 14:01:36 +0000 |
commit | eb517ff1c164447ba2dd36480f797b4699d8e34a (patch) | |
tree | 3fba467c666df5f90519e769de621f57e563c68a /sys/i386/isa/ppcreg.h | |
parent | c24a50473731b5935279dd1a131e850578bb1dfd (diff) | |
download | FreeBSD-src-eb517ff1c164447ba2dd36480f797b4699d8e34a.zip FreeBSD-src-eb517ff1c164447ba2dd36480f797b4699d8e34a.tar.gz |
ISA Parallel-Port Bus chipset driver.
Submitted by: Nicolas Souchu <Nicolas.Souchu@prism.uvsq.fr>
Diffstat (limited to 'sys/i386/isa/ppcreg.h')
-rw-r--r-- | sys/i386/isa/ppcreg.h | 138 |
1 files changed, 138 insertions, 0 deletions
diff --git a/sys/i386/isa/ppcreg.h b/sys/i386/isa/ppcreg.h new file mode 100644 index 0000000..05a58df --- /dev/null +++ b/sys/i386/isa/ppcreg.h @@ -0,0 +1,138 @@ +/*- + * Copyright (c) 1997 Nicolas Souchu + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions + * are met: + * 1. Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE + * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS + * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) + * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT + * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY + * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF + * SUCH DAMAGE. + * + * $Id$ + * + */ +#ifndef __PPC_H +#define __PPC_H + +/* + * Parallel Port Chipset type. + */ +#define SMC_UNKNOWN 0x0 +#define SMC_37C665GT 0x1 +#define SMC_37C666GT 0x2 +#define NS_UNKNOWN 0x3 +#define NS_PC87332 0x4 +#define NS_PC87306 0x5 +#define INTEL_820191AA 0x6 +#define GENERIC 0x7 + +/* + * Generic structure to hold parallel port chipset info. + */ +struct ppc_data { + int ppc_unit; + int ppc_base; + + int ppc_type; + +#define ppc_mode ppc_link.mode +#define ppc_epp ppc_link.epp_protocol +#define ppc_irq ppc_link.id_irq + + unsigned char ppc_flags; + + struct ppb_link ppc_link; +}; + +/* + * Parallel Port Chipset errors. XXX + */ +#define PPC_ENOPORT 9 + +/* + * Parallel Port Chipset registers. + */ +#define PPC_SPP_DTR 0 /* SPP data register */ +#define PPC_SPP_STR 1 /* SPP status register */ +#define PPC_SPP_CTR 2 /* SPP control register */ +#define PPC_EPP_DATA 4 /* EPP data register (8, 16 or 32 bit) */ +#define PPC_ECP_FIFO 0x400 /* ECP fifo register */ +#define PPC_ECP_ECR 0x402 /* ECP extended control register */ + +#define r_dtr(ppc) inb((ppc)->ppc_base + PPC_SPP_DTR) +#define r_str(ppc) inb((ppc)->ppc_base + PPC_SPP_STR) +#define r_ctr(ppc) inb((ppc)->ppc_base + PPC_SPP_CTR) +#define r_epp(ppc) inb((ppc)->ppc_base + PPC_EPP_DATA) +#define r_ecr(ppc) inb((ppc)->ppc_base + PPC_ECP_ECR) +#define r_fifo(ppc) inb((ppc)->ppc_base + PPC_ECP_FIFO) + +#define w_dtr(ppc,byte) outb((ppc)->ppc_base + PPC_SPP_DTR, byte) +#define w_str(ppc,byte) outb((ppc)->ppc_base + PPC_SPP_STR, byte) +#define w_ctr(ppc,byte) outb((ppc)->ppc_base + PPC_SPP_CTR, byte) +#define w_epp(ppc,byte) outb((ppc)->ppc_base + PPC_EPP_DATA, byte) +#define w_ecr(ppc,byte) outb((ppc)->ppc_base + PPC_ECP_ECR, byte) +#define w_fifo(ppc,byte) outb((ppc)->ppc_base + PPC_ECP_FIFO, byte) + +/* + * Register defines for the PC873xx parts + */ + +#define PC873_FER 0x00 +#define PC873_PPENABLE (1<<0) +#define PC873_FAR 0x01 +#define PC873_PTR 0x02 +#define PC873_CFGLOCK (1<<6) +#define PC873_EPPRDIR (1<<7) +#define PC873_FCR 0x03 +#define PC873_ZWS (1<<5) +#define PC873_ZWSPWDN (1<<6) +#define PC873_PCR 0x04 +#define PC873_EPPEN (1<<0) +#define PC873_EPP19 (1<<1) +#define PC873_ECPEN (1<<2) +#define PC873_ECPCLK (1<<3) +#define PC873_PMC 0x06 +#define PC873_TUP 0x07 +#define PC873_SID 0x08 + +/* + * Register defines for the SMC FDC37C66xGT parts. + */ + +/* Init codes */ +#define SMC665_iCODE 0x55 +#define SMC666_iCODE 0x44 + +/* Base configuration ports */ +#define SMC66x_CSR 0x3F0 +#define SMC666_CSR 0x370 /* hard-configured value for 666 */ + +/* Bits */ +#define SMC_CR1_ADDR 0x3 /* bit 0 and 1 */ +#define SMC_CR1_MODE 0x8 /* bit 3 */ +#define SMC_CR4_EMODE 0x3 /* bits 0 and 1 */ +#define SMC_CR4_EPPTYPE 0x40 /* bit 6 */ + +/* Extended modes */ +#define SMC_SPP 0x0 /* SPP */ +#define SMC_EPPSPP 0x1 /* EPP and SPP */ +#define SMC_ECP 0x2 /* ECP */ +#define SMC_ECPEPP 0x3 /* ECP and EPP */ + +#endif + |