diff options
author | gibbs <gibbs@FreeBSD.org> | 1997-04-14 00:40:04 +0000 |
---|---|---|
committer | gibbs <gibbs@FreeBSD.org> | 1997-04-14 00:40:04 +0000 |
commit | 902b5e4d165f86b71c1b6932e68996a240376497 (patch) | |
tree | 209a4156d3f492be00fba7966c3b09c8833f8573 /sys/i386/isa/if_iee16.h | |
parent | a35f2233319c3f681246314ae3399e81d0943fdb (diff) | |
download | FreeBSD-src-902b5e4d165f86b71c1b6932e68996a240376497.zip FreeBSD-src-902b5e4d165f86b71c1b6932e68996a240376497.tar.gz |
New name for the EtherExpress register file.
Diffstat (limited to 'sys/i386/isa/if_iee16.h')
-rw-r--r-- | sys/i386/isa/if_iee16.h | 80 |
1 files changed, 80 insertions, 0 deletions
diff --git a/sys/i386/isa/if_iee16.h b/sys/i386/isa/if_iee16.h new file mode 100644 index 0000000..27d0163 --- /dev/null +++ b/sys/i386/isa/if_iee16.h @@ -0,0 +1,80 @@ +/* + * Copyright (c) 1993, 1994, 1995 + * Rodney W. Grimes, Milwaukie, Oregon 97222. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions + * are met: + * 1. Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer as + * the first lines of this file unmodified. + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * 3. All advertising materials mentioning features or use of this software + * must display the following acknowledgement: + * This product includes software developed by Rodney W. Grimes. + * 4. The name of the author may not be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY RODNEY W. GRIMES ``AS IS'' AND ANY EXPRESS OR + * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES + * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. + * IN NO EVENT SHALL RODNEY W. GRIMES BE LIABLE FOR ANY DIRECT, INDIRECT, + * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT + * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, + * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY + * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF + * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + */ + +/* + * Definitions for EtherExpress 16 + */ + +#define IEE16_ATTN 0x06 /* channel attention control */ +#define IEE16_IRQ 0x07 /* IRQ configuration */ +#define IEE16_IRQ_ENABLE 0x08 /* enable board interrupts */ + +#define IEE16_MEMDEC 0x0a /* memory decode */ +#define IEE16_MCTRL 0x0b /* memory control */ +#define IEE16_MCTRL_FMCS16 0x10 /* MEMCS16- for F000 */ + +#define IEE16_MPCTRL 0x0c /* memory page control */ +#define IEE16_CONFIG 0x0d /* config register */ +#define IEE16_BART_LOOPBACK 0x02 /* loopback, 0=none, 1=loopback */ +#define IEE16_BART_IOCHRDY_LATE 0x10 /* iochrdy late control bit */ +#define IEE16_BART_IO_TEST_EN 0x20 /* enable iochrdy timing test */ +#define IEE16_BART_IO_RESULT 0x40 /* result of the iochrdy test */ +#define IEE16_BART_MCS16_TEST 0x80 /* enable memcs16 select test */ + +#define IEE16_ECTRL 0x0e /* eeprom control */ +#define IEE16_ECTRL_EESK 0x01 /* EEPROM clock bit */ +#define IEE16_ECTRL_EECS 0x02 /* EEPROM chip select */ +#define IEE16_ECTRL_EEDI 0x04 /* EEPROM data in bit */ +#define IEE16_ECTRL_EEDO 0x08 /* EEPROM data out bit */ +#define IEE16_RESET_ASIC 0x40 /* reset ASIC (bart) pin */ +#define IEE16_RESET_586 0x80 /* reset 82586 pin */ +#define IEE16_ECTRL_MASK 0xb2 /* and'ed with ECTRL to enable read */ + +#define IEE16_MECTRL 0x0f /* memory control, 0xe000 seg 'W' */ +#define IEE16_ID_PORT 0x0f /* auto-id port 'R' */ + +#define IEE16_ID 0xbaba /* known id of EE16 */ + +#define IEE16_EEPROM_READ 0x06 /* EEPROM read opcode */ +#define IEE16_EEPROM_OPSIZE1 0x03 /* size of EEPROM opcodes */ +#define IEE16_EEPROM_ADDR_SIZE 0x06 /* size of EEPROM address */ + +/* Locations in the EEPROM */ +#define IEE16_EEPROM_CONFIG1 0x00 /* Configuration register 1 */ +#define IEE16_EEPROM_IRQ 0xE000 /* Encoded IRQ */ +#define IEE16_EEPROM_IRQ_SHIFT 13 /* To shift IRQ to lower bits */ +#define IEE16_EEPROM_LOCK_ADDR 0x01 /* contains the lock bit */ +#define IEE16_EEPROM_LOCKED 0x01 /* means that it is locked */ + +#define IEE16_EEPROM_ENET_LOW 0x02 /* Ethernet address, low word */ +#define IEE16_EEPROM_ENET_MID 0x03 /* Ethernet address, middle word */ +#define IEE16_EEPROM_ENET_HIGH 0x04 /* Ethernet address, high word */ |