summaryrefslogtreecommitdiffstats
path: root/sys/dev/msk
diff options
context:
space:
mode:
authorbrucec <brucec@FreeBSD.org>2010-11-09 10:59:09 +0000
committerbrucec <brucec@FreeBSD.org>2010-11-09 10:59:09 +0000
commit696c4e1f9bb4cd204d25faf22eb312c82fe3ad48 (patch)
treede27851d14573db38e387b4520440178ecc95fa9 /sys/dev/msk
parent95d0fe5a467ecc88abd03b0dc9f03c79ac39bc2a (diff)
downloadFreeBSD-src-696c4e1f9bb4cd204d25faf22eb312c82fe3ad48.zip
FreeBSD-src-696c4e1f9bb4cd204d25faf22eb312c82fe3ad48.tar.gz
Fix typos.
PR: bin/148894 Submitted by: olgeni
Diffstat (limited to 'sys/dev/msk')
-rw-r--r--sys/dev/msk/if_msk.c18
1 files changed, 9 insertions, 9 deletions
diff --git a/sys/dev/msk/if_msk.c b/sys/dev/msk/if_msk.c
index 4c144fd..8eb2ffa 100644
--- a/sys/dev/msk/if_msk.c
+++ b/sys/dev/msk/if_msk.c
@@ -1157,7 +1157,7 @@ mskc_setup_rambuffer(struct msk_softc *sc)
sc->msk_pflags |= MSK_FLAG_RAMBUF;
/*
* Give receiver 2/3 of memory and round down to the multiple
- * of 1024. Tx/Rx RAM buffer size of Yukon II shoud be multiple
+ * of 1024. Tx/Rx RAM buffer size of Yukon II should be multiple
* of 1024.
*/
sc->msk_rxqsize = rounddown((sc->msk_ramsize * 1024 * 2) / 3, 1024);
@@ -1621,7 +1621,7 @@ msk_attach(device_t dev)
*/
ifp->if_capabilities |= IFCAP_VLAN_HWTAGGING | IFCAP_VLAN_HWTSO;
/*
- * Enable Rx checksum offloading for VLAN taggedd frames
+ * Enable Rx checksum offloading for VLAN tagged frames
* if controller support new descriptor format.
*/
if ((sc_if->msk_flags & MSK_FLAG_DESCV2) != 0 &&
@@ -1809,7 +1809,7 @@ mskc_attach(device_t dev)
* does not rely on status word of received frame
* in msk_rxeof() which in turn disables all
* hardware assistance bits reported by the status
- * word as well as validity of the recevied frame.
+ * word as well as validity of the received frame.
* Just pass received frames to upper stack with
* minimal test and let upper stack handle them.
*/
@@ -2143,10 +2143,10 @@ msk_txrx_dma_alloc(struct msk_if_softc *sc_if)
* what DMA address is used and chain another descriptor for the
* 64bits DMA operation. This also means descriptor ring size is
* variable. Limiting DMA address to be in 32bit address space greatly
- * simplyfies descriptor handling and possibly would increase
+ * simplifies descriptor handling and possibly would increase
* performance a bit due to efficient handling of descriptors.
* Apart from harassing checksum offloading mechanisms, it seems
- * it's really bad idea to use a seperate descriptor for 64bit
+ * it's really bad idea to use a separate descriptor for 64bit
* DMA operation to save small descriptor memory. Anyway, I've
* never seen these exotic scheme on ethernet interface hardware.
*/
@@ -2643,7 +2643,7 @@ msk_encap(struct msk_if_softc *sc_if, struct mbuf **m_head)
* Short UDP packets appear to be handled correctly by
* Yukon II. Also I assume this bug does not happen on
* controllers that use newer descriptor format or
- * automatic Tx checksum calaulcation.
+ * automatic Tx checksum calculation.
*/
m = m_pullup(m, offset + sizeof(struct tcphdr));
if (m == NULL) {
@@ -2780,7 +2780,7 @@ msk_encap(struct msk_if_softc *sc_if, struct mbuf **m_head)
/* Update producer index. */
sc_if->msk_cdata.msk_tx_prod = prod;
- /* Set EOP on the last desciptor. */
+ /* Set EOP on the last descriptor. */
prod = (prod + MSK_TX_RING_CNT - 1) % MSK_TX_RING_CNT;
tx_le = &sc_if->msk_rdata.msk_tx_ring[prod];
tx_le->msk_control |= htole32(EOP);
@@ -3321,7 +3321,7 @@ msk_intr_gmac(struct msk_if_softc *sc_if)
* XXX
* In case of Tx underrun, we may need to flush/reset
* Tx MAC but that would also require resynchronization
- * with status LEs. Reintializing status LEs would
+ * with status LEs. Reinitializing status LEs would
* affect other port in dual MAC configuration so it
* should be avoided as possible as we can.
* Due to lack of documentation it's all vague guess but
@@ -3833,7 +3833,7 @@ msk_init_locked(struct msk_if_softc *sc_if)
msk_setvlan(sc_if, ifp);
if ((sc_if->msk_flags & MSK_FLAG_RAMBUF) == 0) {
- /* Set Rx Pause threshould. */
+ /* Set Rx Pause threshold. */
CSR_WRITE_2(sc, MR_ADDR(sc_if->msk_port, RX_GMF_LP_THR),
MSK_ECU_LLPP);
CSR_WRITE_2(sc, MR_ADDR(sc_if->msk_port, RX_GMF_UP_THR),
OpenPOWER on IntegriCloud